Evolving Image Sensor Architecture through Stacking Devices

Yusuke Oike Sony Semiconductor Solutions

e-mail: yusuke.oike@sony.com

Short Biography



Yusuke Oike

joined Sony Corporation, after he received Ph.D. degree in electronic engineering from the University of Tokyo in 2005, where he has been involved in research and development of architectures, circuits and devices for image sensors. From 2010 to 2011, he was a visiting scholar at Stanford University. Currently, He is in charge of developing CMOS image sensors as Deputy Senior General Manager of Sony Semiconductor Solutions. He is also appointed as Distinguished Engineer of Sony Corporation. He is the Program Chair of VLSI Symposium on Circuits 2021.

- □ Introduction of stacked CMOS image sensor
- Performance improvement accelerated using 3D configuration
- □ Advancing pixel circuitry by pixel-pitch Cu–Cu connections
- Possible architectures of pixel-parallel digitization
- □ Hybrid Integration stacked on Si readout circuitry
- Integrating more intelligent processor with sensor

Image Sensor Applications

Expanding to machine vision, network cameras and automotive applications



Back-illuminated CMOS Image Sensor

Back-illuminated (BI) CMOS image sensor (CIS) has overcome drawback of sensitivity



Stacked CMOS Image Sensor

□ Stacked CIS has become mainstream in mobile cameras

Back-illuminated CIS Stacked CIS



S. Sukegawa, ISSCC 2013

Cu-Cu Connections by Hybrid Bonding

□ Cu–Cu connections have been introduced under pixel arrays



Trend of Cu-Cu Connection Pitch

Cu-Cu connection pitch is further being reduced to enable pixelparallel architecture



Prospect of Imaging Device using 3D Technologies

□ Sensor architecture is evolving using 3D technologies



Stacked CMOS Image Sensor

Performance improvement accelerated using 3D configuration



Highly parallel ADCs & Optimized process technologies

- Double parallel ADCs
- Chip-on-chip stacked CIS
- Three-layer stacked CIS

Trade-off Between Sensor and Logic Process

Optimal process technologies differ based on sensor and logic; therefore, 3D stacking technology can relax this constraint



Performance Improvement by 3D Stacking

Double column ADC integration achieves higher frame rates



Performance Improvement by 3D Stacking

Double column ADC integration also contributes low noise



Yusuke Oike

Chip-on-Chip 3D Integration

Increase in area efficiency with large optical-format sensor



Chip-on-Chip 3D Integration

□ 4K super slow motion realized in large optical format with CoC



Latest Achievement in Large Optical Format

□ 250 fps of 50M pixels in full 35-mm format achieved



Three-layer Stacked CIS with DRAM

DRAM buffer having wide data bandwidth for slow-motion capture



Three-layer Stacked CIS with DRAM

Enables slow-motion capture overcoming I/F limitation



T. Haruta, ISSCC 2017

Three-layer Stacked CIS with DRAM

960-fps slow-motion capture buffered in stacked DRAM



Expanding Sensing Functionalities



Advanced Architectures Using 3D Technologies

□ Sensor architecture is evolving using 3D technologies



More advanced pixel circuitry

- Stacked pixel circuitry
- Event-based vision sensing
- Pixel-parallel ADC architecture
- SPAD-based photon counting

Hybrid Integration on Si

SWIR InGaAs photodetector

Integrating more intelligent processor with sensor

Intelligent vision sensor

More Advanced Pixel Circuitry

□ Sensor architecture is evolving using 3D technologies



Dual Conversion Gain Pixel for HDR

Dual conversion gain (DCG) pixel is a technique to ensure both low noise and high dynamic range but requires additional circuitry



Dual Conversion Gain Pixel with Stacked Circuitry

□ Stacked pixel circuitry enables reducing DCG pixel with high FWC



Global Shutter Pixel with Stacked Circuitry

□ Stacked pixel circuitry enables low-voltage domain GS pixel



Event-based Vision Sensor (EVS)

□ Contrast change detector implemented in pixel-level circuitry



Event-based Vision Sensor (EVS)

□ Offers compressed data with low latency and low power



Back-illuminated Stacked EVS

Fine-pitch Cu-Cu connections enable implementation of pixelparallel functionality to realize practical applications



SPAD-based Direct ToF (dToF)

Requires high bias voltage at SPAD and high-speed logic circuits



SPAD with Cu-Cu Bonding

BI stack is promising breakthrough of SPAD technology to enter wider market fields



Back-illuminated Stacked dToF Sensor



Back-illuminated Stacked dToF Sensor

Highly integrated on-chip signal processor with optimized SPAD device process and TDCs yields superior LiDAR solution



To be presented by O. Kumagai, ISSCC 2021

Possibilities of Architectural Change

Pixel parallel architecture is becoming reality.



Image Sensor with Pixel-parallel ADC

Over 1 million ADCs have been mounted in pixel-parallel arrangement 2 interconnections in 6.9-µm pitch pixel.



Pixel-parallel ADC Implementation

□ Single-slope ADC is directly connected to pixel amp transistors



Pixel-parallel ADC Features

□ Allows band limitation with ~300 µV_{rms} readout noise at 100-nAcomparator operation for high-speed global-shutter imaging

Rough estimation of

power consumption at 100 fps



600

Photon Counting Image Sensor

3D integration provides possibility of practical photon count imaging
Top tier : SPAD pixel array
Bottom tier : Readout circuit



Photon Counting Image Sensor

Pixel-parallel instant digitization can extend functionality



Sub-frame extrapolating architecture



To be presented by J. Ogi, ISSCC 2021

Photon Counting Image Sensor

Pixel-parallel instant digitization has potential of GS and HDR



Hybrid Integration on Si

□ Sensor architecture is evolving using 3D technologies



Compound Semiconductor Photodetector

Promising for future automated inspection and secured society



Hybrid III/V on Si Integration

Compound semiconductor photodetector bonded on Si ROIC



Trend of Contact Pitch for III-V Photodetector

□ Advanced bonding process evolving III-V detector integration



Organic Photoconductive Film Stacked on Si

□ OPF stacked on Si provides more freedom to use of Si layer



Integrating More Intelligent Processor with Sensor

Sensor architecture is evolving using 3D technologies



More advanced pixel circuitry

- Stacked pixel circuitry
- Event-based vision sensing
- Pixel-parallel ADC architecture
- SPAD-based photon counting

Hybrid Integration on Si

SWIR InGaAs photodetector

Integrating more intelligent processor with sensor

Intelligent vision sensor

Integrated Edge AI

□ Application of image sensors expanding by AI



Integrated Edge AI

Opportunities of edge AI integration with image sensor

Cloud AI



- Big data capability
- Unified performance

Edge AI



- Low latency/low bandwidth
- Privacy
- Low cloud cost

Always-on Monitoring Sensor

Low-power always-on monitoring required at edge camera



Moving Object Detection Flow

Moving object detection and wakeup process conducted on sensor



Demonstration of Always-on Monitoring

□ Low power always-on detection integrated in stacked sensor



Passenger detection experiment = 100%





Edge AI System

□ Satisfies compact, low-power, and low-latency requirements



Intelligent Vision Sensor

Eliminates requirement of high-performance processors or external memory, making it ideal for edge AI systems



Concept of Intelligent Vision Sensor

□ AI processing capability on edge device solves edge AI issues



Larger, higher power and more costly

All functions are implemented on chip

To be presented by R. Eki, ISSCC 2021

Functions of Intelligent Vision Sensor

Equipped with DSP dedicated to AI signal processing, and memory for AI model



Performance Example (MobileNet v1)

CNN inference conducted on sensor



Possible Applications of Intelligent Vision Sensor

□ Offering low-cost edge AI using flexible AI model



Prospect of Imaging Device using 3D Technologies

□ Sensor architecture is further evolving using 3D technologies



Thank you for your attention

References

- □ S. Iwabuchi, et al., "A back-illuminated high-sensitivity small-pixel color CMOS image sensor with flexible layout of metal wiring," ISSCC 2006.
- S. Sukegawa, et al., "A 1/4-inch 8Mpixel back-illuminated stacked CMOS image sensor," ISSCC 2013.
- Y. Kagawa, et al., "Novel stacked CMOS image sensor with advanced Cu2Cu hybrid bonding," IEDM 2016.
- Y. Kagawa, et al., "The Scaling of Cu-Cu Hybrid Bonding For High Density 3D Chip Stacking," EDTM 2019.
- □ A. Suzuki, et al., "A 1/1.7-inch 20Mpixel Back-illuminated stacked CMOS image sensor for new imaging applications," ISSCC 2015.
- Y. Oike, et al., "An 8.3 M-pixel 480fps global-shutter CMOS image sensor with gain-adaptive column ADCs and 2-on-1 stacked device structure," VLSI Symp. 2016.
- C. Okada, et al., "A high speed back-illuminated stacked CMOS image sensor with column-parallel kT/Ccancelling S/H and ΔΣΑDC," ISSCC 2021.
- T. Haruta, et al., "A 1/2.3 inch 20Mpixel 3-layer stacked CMOS Image Sensor with DRAM," ISSCC 2017.
- H. Tsugawa, et al., "Pixel/DRAM/logic 3-layer stacked CMOS image sensor technology," IEDM 2017.
- □ V. Venezia, et al., "1.5µm dual conversion gain, backside illuminated image sensor using stacked pixel level connections with 13ke- full-well capacitance and 0.8e- noise," IEDM 2018.
- □ G. Park, et al., "A 2.2 µm stacked back side illuminated voltage domain global shutter CMOS image sensor," IEDM 2019.
- T. Finateu, et al., "A 1280x720 back-illuminated stacked temporal contrast event-based vision sensor with 4.86µm pixels, 1.066GEPS readout, programmable event-rate controller and compressive data-formatting pipeline," ISSCC 2020.

References

- □ K. Ito, et al., "A BSI 10um SPAD pixel array comprising full trench isolation and Cu-Cu bonding with over 14% PDE at 940nm," IEDM 2020.
- □ O. Kumagai, et al., "A 189 x 600 back-illuminated stacked SPAD direct Time-of-Flight depth sensor for automotive LiDAR systems," ISSCC 2021.
- □ M. Sakakibara, et al., "A back-illuminated global-shutter CMOS image sensor with pixel-parallel 14b subthreshold ADC," ISSCC 2018.
- J. Ogi, et al., "A 250-fps 124-dB dynamic-range SPAD image sensor stacked with pixel-parallel photon counter employing sub-frame extrapolating architecture for motion artifact suppression," ISSCC 2021.
- □ S. Manda, et al., "High-definition visible-SWIR InGaAs image sensor using Cu-Cu bonding of III-V to Silicon wafer," IEDM 2019.
- □ H. Togashi, et al., "Three-layer stacked color image sensor With 2.0-µm pixel size using organic photoconductive film," IEDM 2019.
- □ K. Nishimura, et al., "An 8K4K-resolution 60fps 450ke- -saturation-signal organic-photoconductive-film global shutter CMOS image sensor with in-pixel noise canceller," ISSCC 2018.
- O. Kumagai, et al., "A 1/4-inch 3.9 Mpixel low-power event-driven back-illuminated stacked CMOS image sensor," ISSCC 2018.
- R. Eki, et al., "A 1/2.3 inch 12.3 Mpixel with on-chip 4.97 TOPS/W CNN processor back-illuminated stacked CMOS image sensor," ISSCC 2021.