CSC 252: Computer Organization Spring 2023: Lecture 14

Instructor: Yuhao Zhu


Department of Computer Science
University of Rochester

Announcement

- Programming assignment 3 out.
- Open-book midterm (anything on paper is OK; no electronics)


12	13	14	15	16	17	18
19	20	21	22	23	Today	25
26	27	28	Mar 1	2	3 Mid-term	4

A Motivating Example




- Computation requires total of 300 picoseconds
- Additional 20 picoseconds to save result in register
- Must have clock cycle time of at least 320 ps

Pipeline Diagrams









- 3 instructions will take 960 ps to finish
 - First cycle: Inst 1 takes 300 ps to compute new state,
 20 ps to store the new states
 - Second cycle: Inst 2 starts; it takes 300 ps to compute new states, 20 ps to store new states
 - And so on...

3-Stage Pipelined Version




- Divide combinational logic into 3 stages of 100 ps each
- Insert registers between stages to store intermediate data between stages. These are call pipeline registers (ISA-invisible)
- Can begin a new instruction as soon as the previous one finishes stage A and has stored the intermediate data.
 - Begin new operation every 120 ps
 - Cycle time can be reduced to 120 ps

3-Stage Pipelined Version




3-Stage Pipelined




Comparison

Unpipelined

- Time to finish 3 insts = 960 ps
- Each inst.'s latency is 320 ps




3-Stage Pipelined




- Time to finish 3 insets = 120 *
 5 = 600 ps
- But each inst.'s latency increases: 120 * 3 = 360 ps

Benefits of Pipelining

- Time to finish 3 insts = 960 ps
- Each inst.'s latency is 320 ps




- 1. Reduce the cycle time from 320 ps to 120 ps
- 2. CPI reduces from 1 to 1/3 (i.e., executing 3 instruction in one cycle)



- Time to finish 3 insets = 120 *
 5 = 600 ps
- But each inst.'s latency increases: 120 * 3 = 360 ps


Pipeline Trade-offs

- Pros: Decrease the total execution time (Increase the "throughput").
- Cons: Increase the latency of each instruction as new registers are needed between pipeline stages.




Throughput

 The rate at which the processor can finish executing an instruction (at the steady state).





One Requirement of Pipelining


- The stages need to be using different hardware structures.
- That is, Stage A, Stage B, and Stage C need to exercise different parts of the combination logic.





- Time to finish 3 insets = 120 *
 5 = 600 ps
- But each inst.'s latency increases: 120 * 3 = 360 ps
































Solution 1: Further pipeline the slow stages




- Solution 1: Further pipeline the slow stages
 - Not always possible. What to do if we can't further pipeline a stage?




- Solution 1: Further pipeline the slow stages
 - Not always possible. What to do if we can't further pipeline a stage?
- Solution 2: Use multiple copies of the slow component




- Solution 1: Further pipeline the slow stages
 - Not always possible. What to do if we can't further pipeline a stage?
- Solution 2: Use multiple copies of the slow component




- Solution 1: Further pipeline the slow stages
 - Not always possible. What to do if we can't further pipeline a stage?
- Solution 2: Use multiple copies of the slow component




- Solution 1: Further pipeline the slow stages
 - Not always possible. What to do if we can't further pipeline a stage?
- Solution 2: Use multiple copies of the slow component




- Solution 1: Further pipeline the slow stages
 - Not always possible. What to do if we can't further pipeline a stage?
- Solution 2: Use multiple copies of the slow component




- Solution 1: Further pipeline the slow stages
 - Not always possible. What to do if we can't further pipeline a stage?
- Solution 2: Use multiple copies of the slow component




- Solution 1: Further pipeline the slow stages
 - Not always possible. What to do if we can't further pipeline a stage?
- Solution 2: Use multiple copies of the slow component




Data sent to copy 1 in odd cycles and to copy 2 in even cycles.



- Data sent to copy 1 in odd cycles and to copy 2 in even cycles.
- This is called 2-way interleaving. Effectively the same as pipelining Comb. logic B into two sub-stages.



- Data sent to copy 1 in odd cycles and to copy 2 in even cycles.
- This is called 2-way interleaving. Effectively the same as pipelining Comb. logic B into two sub-stages.
- The cycle time is reduced to 70 ps (as opposed to 120 ps) at the cost of extra hardware.



Another Way to Look At the Microarchitecture

Principles:

- Execute each instruction one at a time, one after another
- Express every instruction as series of simple steps
- Dedicated hardware structure for completing each step
- Follow same general flow for each instruction type

Fetch: Read instruction from instruction memory


Decode: Read program registers

Execute: Compute value or address

Memory: Read or write data

Write Back: Write program registers

PC: Update program counter



Fetch

Read instruction from instruction memory

Decode

Read program registers

Execute

Compute value or address

Memory


Read or write data

Write Back

Write program registers

PC

Update program counter





	OPq rA, rB
	icode:ifun ← M₁[PC]
Fetch	rA:rB ← M ₁ [PC+1]
	valP ← PC+2

Read instruction byte Read register byte

Compute next PC



	OPq rA, rB	
	icode:ifun ← M ₁ [PC]	
Fetch	rA:rB ← M ₁ [PC+1]	
	valP ← PC+2	
Decode	valA ← R[rA]	
Decode	valB ← R[rB]	

Read instruction byte Read register byte

Compute next PC
Read operand A
Read operand B



	OPq rA, rB		
Fetch	icode:ifun ← M ₁ [PC] rA:rB ← M ₁ [PC+1]		
	valP ← PC+2		
Decode	valA ← R[rA]		
Decode	valB ← R[rB]		
Execute	valE ← valB OP valA		
Execute	Set CC		

Read instruction byte Read register byte

Compute next PC
Read operand A
Read operand B
Perform ALU operation
Set condition code register



	OPq rA, rB
Fetch	icode:ifun ← M ₁ [PC] rA:rB ← M ₁ [PC+1]
	valP ← PC+2
Decode	valA ← R[rA]
Decode	valB ← R[rB]
Execute	valE ← valB OP valA
LAGGUIG	Set CC
Memory	

Read instruction byte Read register byte

Compute next PC
Read operand A
Read operand B
Perform ALU operation
Set condition code register

Stage Computation: Arith/Log. Ops



	OPq rA, rB
Fetch	icode:ifun ← M ₁ [PC] rA:rB ← M ₁ [PC+1] valP ← PC+2
Decode	valA ← R[rA] valB ← R[rB]
Execute	valE ← valB OP valA Set CC
Memory	
Write	R[rB] ← valE
back	

Read instruction byte Read register byte

Compute next PC
Read operand A
Read operand B
Perform ALU operation
Set condition code register

Write back result

Stage Computation: Arith/Log. Ops



	OPq rA, rB
	icode:ifun ← M₁[PC]
Fetch	rA:rB ← M ₁ [PC+1]
	valP ← PC+2
Decode	valA ← R[rA]
	valB ← R[rB]
Execute	valE ← valB OP valA
Execute	Set CC
Memory	
Write	R[rB] ← valE
back	
PC update	PC ← valP

Read instruction byte Read register byte

Compute next PC
Read operand A
Read operand B
Perform ALU operation
Set condition code register

Write back result

Update PC

rmmovq rA, D(rB) 4 0 rA rB D

rmmovq rA, D(rB) 4 0 rA rB D

	rmmovq rA, D(rB)
Fatab	icode:ifun ← M₁[PC]
	rA:rB ← M ₁ [PC+1]
	valC ← M ₈ [PC+2]
	valP ← PC+10

Read instruction byte Read register byte Read displacement D Compute next PC

rmmovq rA, D(rB) 4 0 rA rB D

	rmmovq rA, D(rB)
Fetch	icode:ifun ← M₁[PC]
	rA:rB ← M ₁ [PC+1]
	valC ← M ₈ [PC+2]
	valP ← PC+10
Decode	valA ← R[rA]
	valB ← R[rB]

Read instruction byte
Read register byte
Read displacement D
Compute next PC
Read operand A
Read operand B

rmmovq rA, D(rB) 4 0 rA rB D

	rmmovq rA, D(rB)
Fetch	icode:ifun ← M₁[PC]
	rA:rB ← M ₁ [PC+1]
	valC ← M ₈ [PC+2]
	valP ← PC+10
Decode	valA ← R[rA]
	valB ← R[rB]
Execute	valE ← valB + valC

Read instruction byte
Read register byte
Read displacement D
Compute next PC
Read operand A
Read operand B
Compute effective address

rmmovq rA, D(rB) 4 0 rA rB D

	rmmovq rA, D(rB)
Fetch	icode:ifun ← M₁[PC]
	rA:rB ← M ₁ [PC+1]
	valC ← M ₈ [PC+2]
	valP ← PC+10
Decode	valA ← R[rA]
	valB ← R[rB]
Execute	valE ← valB + valC
Memory	M ₈ [valE] ← valA

Read instruction byte

Read register byte

Read displacement D

Compute next PC

Read operand A

Read operand B

Compute effective address

Write value to memory

rmmovq rA, D(rB) 4 0 rA rB D

	rmmovq rA, D(rB)
Fetch	icode:ifun ← M₁[PC]
	rA:rB ← M ₁ [PC+1]
	valC ← M ₈ [PC+2]
	valP ← PC+10
Decode	valA ← R[rA]
	valB ← R[rB]
Execute	valE ← valB + valC
Memory	M ₈ [valE] ← valA
Write	
back	

Read instruction byte Read register byte

Read displacement D

Compute next PC

Read operand A

Read operand B

Compute effective address

Write value to memory

rmmovq rA, D(rB) 4 0 rA rB D

	rmmovq rA, D(rB)
	icode:ifun ← M₁[PC]
Fetch	rA:rB ← M ₁ [PC+1]
	valC ← M ₈ [PC+2]
	valP ← PC+10
Decode	valA ← R[rA]
Decode	valB ← R[rB]
Execute	valE ← valB + valC
Momory	M [vel[] velA
Memory	M ₈ [valE] ← valA
Write	
back	
PC update	PC ← valP

Read instruction byte
Read register byte
Read displacement D
Compute next PC
Read operand A
Read operand B
Compute effective address
Write value to memory

jXX Dest

- Compute both addresses
- Choose based on setting of condition codes and branch condition

	jXX Dest
Fetch	icode:ifun ← M₁[PC] valC ← M ₈ [PC+1]
	valP ← PC+9

Read instruction byte

Read destination address Fall through address

- Compute both addresses
- Choose based on setting of condition codes and branch condition

	jXX Dest
Fetch	icode:ifun $\leftarrow M_1[PC]$ valC $\leftarrow M_8[PC+1]$ valP $\leftarrow PC+9$
Decode	

Read instruction byte

Read destination address Fall through address

- Compute both addresses
- Choose based on setting of condition codes and branch condition

	jXX Dest
Fetch	icode:ifun $\leftarrow M_1[PC]$ valC $\leftarrow M_8[PC+1]$ valP $\leftarrow PC+9$
Decode	
Execute	Cnd ← Cond(CC,ifun)

Read instruction byte

Read destination address Fall through address

Take branch?

- Compute both addresses
- Choose based on setting of condition codes and branch condition

	jXX Dest
Fetch	icode:ifun $\leftarrow M_1[PC]$ valC $\leftarrow M_8[PC+1]$ valP $\leftarrow PC+9$
Decode	
Execute	Cnd ← Cond(CC,ifun)
Memory	

Read instruction byte

Read destination address Fall through address

Take branch?

- Compute both addresses
- Choose based on setting of condition codes and branch condition

	jXX Dest
Fetch	icode:ifun $\leftarrow M_1[PC]$ valC $\leftarrow M_8[PC+1]$ valP $\leftarrow PC+9$
Decode	
Execute	Cnd ← Cond(CC,ifun)
Memory	
Write	
back	

Read instruction byte

Read destination address Fall through address

Take branch?

- Compute both addresses
- Choose based on setting of condition codes and branch condition

	jXX Dest	
	icode:ifun ← M₁[PC]	Read instruction byte
Fetch	valC ← M ₈ [PC+1]	Read destination address
	valP ← PC+9	Fall through address
Decode		
Execute	Cnd ← Cond(CC,ifun)	Take branch?
Memory		
Write		
back		
PC update	PC ← Cnd ? valC : valP	Update PC

- Compute both addresses
- Choose based on setting of condition codes and branch condition

Pipeline Stages

Fetch

- Select current PC
- Read instruction
- Compute incremented PC

Decode

Read program registers

Execute

Operate ALU


Memory

Read or write data memory

PC

Write Back

Update register file



Sequential



Sequential



Pipelined



Sequential



Pipelined



Idea

- Divide process into independent stages
- Move objects through stages in sequence
- At any given times, multiple objects being processed



Inst0

Fetch Reg Decode Reg Execute Reg Memory Reg back Reg

Inst1		Inst0							
Fetch	R e g	Decode	R e g	Execute	R e g	Memory	R e g	Write back	R e g

Inst2		Inst1		Inst0					
Fetch	R e g	Decode	R e g	Execute	R e g	Memory	R e g	Write back	R e g


Inst3		Inst2		Inst1		Inst0			
Fetch	R e g	Decode	R e g	Execute	R e g	Memory	R e g	Write back	R e g


Inst4		Inst3		Inst2		Inst1		Inst0	
Fetch	R e g	Decode	R e g	Execute	R e g	Memory	R e g	Write back	R e g


			Inst4		Inst3		Inst2		Inst1	
Fetc	h	R e g	Decode	R e g	Execute	R e g	Memory	R e g	Write back	R e g


	Inst4	Inst3	Inst2
Fetch e g Decode	R e Execute g	R e g Memory	R e g Write e g


						Inst4		Inst3	
Fetch	R e g	Decode	R e g	Execute	R e g	Memory	R e g	Write back	R e g























Making the Pipeline Really Work

- Control Dependencies
 - What is it?
 - Software mitigation: Inserting Nops
 - Software mitigation: Delay Slots
- Data Dependencies
 - What is it?
 - Software mitigation: Inserting Nops

- **Definition**: Outcome of instruction A determines whether or not instruction B should be executed or not.
- Jump instruction example below:
 - jne L1 determines whether irmovq \$1, %rax should be executed
 - But jne doesn't know its outcome until after its Execute stage

```
xorg %rax, %rax
jne L1  # Not taken
irmovq $1, %rax  # Fall Through
L1 irmovq $4, %rcx  # Target
irmovq $3, %rax  # Target + 1
```

- **Definition**: Outcome of instruction A determines whether or not instruction B should be executed or not.
- Jump instruction example below:
 - jne L1 determines whether irmovq \$1, %rax should be executed
 - But jne doesn't know its outcome until after its Execute stage

```
xorg %rax, %rax
jne L1  # Not taken
irmovq $1, %rax  # Fall Through
L1 irmovq $4, %rcx  # Target
irmovq $3, %rax  # Target + 1
```

- **Definition**: Outcome of instruction A determines whether or not instruction B should be executed or not.
- Jump instruction example below:
 - jne L1 determines whether irmovq \$1, %rax should be executed
 - But jne doesn't know its outcome until after its Execute stage

```
xorg %rax, %rax
jne L1  # Not taken F
irmovq $1, %rax  # Fall Through
L1 irmovq $4, %rcx  # Target
irmovq $3, %rax  # Target + 1
```

- **Definition**: Outcome of instruction A determines whether or not instruction B should be executed or not.
- Jump instruction example below:
 - jne L1 determines whether irmovq \$1, %rax should be executed
 - But jne doesn't know its outcome until after its Execute stage

```
xorg %rax, %rax

jne L1

irmovq $1, %rax

F D

irmovq $4, %rax

# Fall Through

irmovq $4, %rax

# Target

irmovq $3, %rax

# Target + 1
```

- **Definition**: Outcome of instruction A determines whether or not instruction B should be executed or not.
- Jump instruction example below:
 - jne L1 determines whether irmovq \$1, %rax should be executed
 - But jne doesn't know its outcome until after its Execute stage

```
xorg %rax, %rax
jne L1  # Not taken  F D
nop
irmovq $1, %rax  # Fall Through
irmovq $4, %rcx  # Target
irmovq $3, %rax  # Target + 1
```

- **Definition**: Outcome of instruction A determines whether or not instruction B should be executed or not.
- Jump instruction example below:
 - jne L1 determines whether irmovq \$1, %rax should be executed
 - But jne doesn't know its outcome until after its Execute stage

```
xorg %rax, %rax
jne L1  # Not taken  F D E
nop
irmovq $1, %rax  # Fall Through
irmovq $4, %rcx  # Target
irmovq $3, %rax  # Target + 1
```


- **Definition**: Outcome of instruction A determines whether or not instruction B should be executed or not.
- Jump instruction example below:
 - jne L1 determines whether irmovq \$1, %rax should be executed
 - But jne doesn't know its outcome until after its Execute stage

```
xorg %rax, %rax
                                   F
                                      D
                                            M
    jne L1
                      # Not taken
                                         F
                                            D
    nop
                                            F
    nop
    irmovq $1, %rax # Fall Through
    irmovq $4, %rcx # Target
L1
    irmovq $3, %rax
                      # Target + 1
```


- **Definition**: Outcome of instruction A determines whether or not instruction B should be executed or not.
- Jump instruction example below:
 - jne L1 determines whether irmovq \$1, %rax should be executed
 - But jne doesn't know its outcome until after its Execute stage


```
xorg %rax, %rax
                                    F
                                       D
                                            M
                                               W
    jne L1
                       # Not taken
                                       F
                                               M
                                          F
                                               Ε
    nop
    nop
                                               D
    irmovq $1, %rax # Fall Through
                                               F
    irmovq $4, %rcx # Target
L1
    irmovq $3, %rax
                       # Target + 1
```

- **Definition**: Outcome of instruction A determines whether or not instruction B should be executed or not.
- Jump instruction example below:
 - jne L1 determines whether irmovq \$1, %rax should be executed
 - But jne doesn't know its outcome until after its Execute stage



- **Definition**: Outcome of instruction A determines whether or not instruction B should be executed or not.
- Jump instruction example below:
 - jne L1 determines whether irmovq \$1, %rax should be executed
 - But jne doesn't know its outcome until after its Execute stage





```
3 4 5
                                                        7 8
    xorq %rax, %rax
                                       F
                                          D
                                             Ε
                                                М
                                                    W
    jne L1
                                                 Ε
                                                    M
                                                       W
                         Can we make use of
    nop
                                             F
                                                    Ε
                                                          W
                                                 D
                                                       M
                         the 2 wasted slots?
    nop
                                                    D
                                                       Ε
                                                          M
                                                             W
                                                    F
    irmova $1, %rax
                         # Fall Through
                                                          Ε
                                                             M
                                                                W
L1
    irmovq $4, %rcx
                         # Target
                                                       F
                                                             Ε
                                                                M
    irmovq $3, %rax
                         # Target + 1
                                                          F
                                                             D
                                                                Ε
                                    if (cond) {
                                       do A();
                                    } else {
                                       do B();
                                    do C();
```

```
xorq %rax, %rax
                                          F
                                             D
                                                Ε
                                                    M
                                                       W
     ine L1
                                             F
                                                    Ε
                                                          W
                                                       M
                           Can we make use of
     nop
                                                F
                                                    D
                                                       Ε
                                                             W
                                                          M
                           the 2 wasted slots?
     nop
                                                       D
                                                          Ε
                                                             М
                                                                 W
     irmovg $1, %rax
                                                       F
                           # Fall Through
                                                              Ε
                                                                 M
                                                                    W
L1
    irmovq $4, %rcx
                           # Target
                                                          F
                                                                 Ε
                                                              D
                                                                    M
                           # Target + 1
    irmovq $3, %rax
                                                              F
                                                                 D
                                                                    Ε
```

Have to make sure do_C doesn't depend on do_A and do_B!!!

```
if (cond) {
   do_A();
} else {
   do_B();
}
do_C();
```

5

7

```
xorq %rax, %rax
                                          F
                                             D
                                                Ε
                                                    M
                                                       W
    ine L1
                                             F
                                                    Ε
                                                       M
                                                          W
                          Can we make use of
     nop
                                                F
                                                       Ε
                                                             W
                                                    D
                                                          M
                           the 2 wasted slots?
     nop
                                                       D
                                                          Ε
                                                             М
                                                                 W
     irmovg $1, %rax
                                                       F
                           # Fall Through
                                                              Ε
                                                                 M
                                                                    W
L1
    irmovq $4, %rcx
                           # Target
                                                          F
                                                                 Ε
                                                              D
                                                                    M
                           # Target + 1
    irmovq $3, %rax
                                                              F
                                                                 D
                                                                    Ε
```

5

7 8

A less obvious example

```
do_C();
if (cond) {
   do_A();
} else {
   do_B();
}
```

```
3 4 5
     xorq %rax, %rax
                                         F
                                            D
                                               Ε
                                                  M
                                                     W
    ine L1
                                                  Ε
                                                         W
                                                     M
                          Can we make use of
    nop
                                               F
                                                  D
                                                      Ε
                                                            W
                                                         M
                          the 2 wasted slots?
     nop
                                                      D
                                                         Ε
                                                            М
                                                               W
    irmovg $1, %rax
                          # Fall Through
                                                      F
                                                            Ε
                                                               M
                                                                  W
L1
    irmovq $4, %rcx
                          # Target
                                                               Ε
                                                                  M
    irmovq $3, %rax
                          # Target + 1
                                                            F
                                                               D
                                                                   Ε
```

A less obvious example

```
do C();
                 add A, B
if (cond) {
                 or C, D
  do A();
                 sub E, F
} else {
                 jle 0x200
                 add A, C
  do B();
```

7 8

```
4 5
     xorq %rax, %rax
                                         F
                                            D
                                               Ε
                                                  M
                                                     W
    ine L1
                                                  Ε
                                                         W
                                                     M
                          Can we make use of
    nop
                                               F
                                                  D
                                                      Ε
                                                            W
                                                         M
                          the 2 wasted slots?
     nop
                                                      D
                                                         Ε
                                                            М
                                                               W
    irmovg $1, %rax
                          # Fall Through
                                                      F
                                                            Ε
                                                               M
                                                                  W
    irmovq $4, %rcx
                          # Target
L1
                                                               Ε
                                                                  М
    irmovq $3, %rax
                          # Target + 1
                                                            F
                                                               D
                                                                   Ε
```

A less obvious example

```
do_C();
if (cond) {
   do_A();
} else {
   do_B();
}
```

```
add A, B

or C, D

sub E, F

sub E, F

jle 0x200

or C, D

add A, C

add A, C
```

```
xorq %rax, %rax
                                          F
                                             D
                                                Ε
                                                   M
                                                       W
     ine L1
                                                    Ε
                                                          W
                                                       M
                          Can we make use of
     nop
                                                F
                                                   D
                                                       Ε
                                                             W
                                                          M
                           the 2 wasted slots?
     nop
                                                       D
                                                          Ε
                                                             Μ
                                                                W
     irmovg $1, %rax
                           # Fall Through
                                                       F
                                                              Ε
                                                                 M
                                                                    W
L1
    irmovq $4, %rcx
                           # Target
                                                                 Ε
                                                                    М
    irmovq $3, %rax
                             Target + 1
                                                              F
                                                                 D
                                                                    Ε
```

A less obvious example

```
do_C();
if (cond) {
   do_A();
} else {
   do_B();
}
```

```
add A, B add A, B

or C, D sub E, F

sub E, F jle 0x200

jle 0x200 or C, D

add A, C add A, C

Why don't we move the sub instruction?
```

Resolving Control Dependencies


Software Mechanisms

- Adding NOPs: requires compiler to insert nops, which also take memory space — not a good idea
- Delay slot: insert instructions that do not depend on the effect of the preceding instruction. These instructions will execute even if the preceding branch is taken — old RISC approach

Hardware mechanisms

- Stalling (Think of it as hardware automatically inserting nops)
- Branch Prediction
- Return Address Stack

- Stall: the pipeline register shouldn't be written
- Bubble: signals correspond to a nop
- Why is it good for the hardware to do so anyways?




- Stall: the pipeline register shouldn't be written
- Bubble: signals correspond to a nop

xorq


Why is it good for the hardware to do so anyways?

Fetch Reg Decode Reg Execute Reg Memory Reg back Reg g


- Stall: the pipeline register shouldn't be written
- Bubble: signals correspond to a nop
- Why is it good for the hardware to do so anyways?



- Stall: the pipeline register shouldn't be written
- Bubble: signals correspond to a nop
- Why is it good for the hardware to do so anyways?




- Stall: the pipeline register shouldn't be written
- Bubble: signals correspond to a nop
- Why is it good for the hardware to do so anyways?




- Stall: the pipeline register shouldn't be written
- Bubble: signals correspond to a nop
- Why is it good for the hardware to do so anyways?

add		(Bubble)		(Bubble)		jle		xorq	
Fetch	R e g	Decode	R e g	Execute	R e g	Memory	R e g	Write back	R e g


- Stall: the pipeline register shouldn't be written
- Bubble: signals correspond to a nop
- Why is it good for the hardware to do so anyways?




- Stall: the pipeline register shouldn't be written
- Bubble: signals correspond to a nop
- Why is it good for the hardware to do so anyways?



- Stall: the pipeline register shouldn't be written
- Bubble: signals correspond to a nop
- Why is it good for the hardware to do so anyways?



- Stall: the pipeline register shouldn't be written
- **Bubble**: signals correspond to a nop
- Why is it good for the hardware to do so anyways?



- Stall: the pipeline register shouldn't be written
- Bubble: signals correspond to a nop
- Why is it good for the hardware to do so anyways?

