

# **CSC 252: Computer Organization**

## **Spring 2022: Lecture 22**

Instructor: Yuhao Zhu

Department of Computer Science  
University of Rochester

# Announcements


- Cache problem set: <https://www.cs.rochester.edu/courses/252/spring2022/handouts.html>
  - Not to be turned in. Won't be graded.
- Assignment 4 due April 8.

SUN 27	MON 28	TUE 29	WED 30	THU 31	FRI Apr 1	SAT 2
3	4	5	6	7	8	9
				Today	Due	

# So Far...

- VM basic concepts and operation
- Other critical benefits of VM
- Address translation

# Address Translation





What does an MMU do?

- Translate address from a VA to PA
  - Enforce permissions
  - Fetch from disk

# Address Translation With a Page Table


*Virtual address (issued by CPU)*



*Physical address (what will be used to access the DRAM)*


# Address Translation With a Page Table

*Virtual address (issued by CPU)*



*Page table (in the physical memory)*

Valid Physical page number (PPN)

*Physical address (what will be used to access the DRAM)*

# Address Translation With a Page Table

*Virtual address (issued by CPU)*

$n-1$

$p$   $p-1$

$0$

Virtual page number (VPN)

Virtual page offset (VPO)

Page table  
base register  
(PTBR)

Physical page table  
address for the current  
process

*Page table (in the physical memory)*

Valid Physical page number (PPN)


$m-1$

$p$   $p-1$

$0$

Physical page number (PPN)

Physical page offset (PPO)

*Physical address (what will be used to  
access the DRAM)*

# Address Translation With a Page Table

*Virtual address (issued by CPU)*

$n-1$   $p$   $p-1$   $0$

Virtual page number (VPN)

Virtual page offset (VPO)

Page table base register (PTBR)

Physical page table address for the current process

*Page table (in the physical memory)*

Valid Physical page number (PPN)

→	

$m-1$

$p$   $p-1$

$0$

Physical page number (PPN)

Physical page offset (PPO)

*Physical address (what will be used to access the DRAM)*



# Address Translation With a Page Table

*Virtual address (issued by CPU)*

$n-1$

$p$   $p-1$

$0$

Page table  
base register  
(PTBR)

Virtual page number (VPN)

Virtual page offset (VPO)

*Page table (in the physical memory)*

Valid Physical page number (PPN)

Physical page table  
address for the current  
process

$$\text{PTEA} = \text{PTBR} + \text{VPN} * \text{sizeof}(\text{PTE})$$

$m-1$

$p$   $p-1$


$0$

Physical page number (PPN)


Physical page offset (PPO)

*Physical address (what will be used to  
access the DRAM)*


# Address Translation With a Page Table



# Address Translation With a Page Table




# Address Translation: Page Hit



***VA: virtual address, PA: physical address, PTE: page table entry, PTEA = PTE address***


# Address Translation: Page Hit



1) Processor sends virtual address to MMU

*VA: virtual address, PA: physical address, PTE: page table entry, PTEA = PTE address*


# Address Translation: Page Hit



1) Processor sends virtual address to MMU

*VA: virtual address, PA: physical address, PTE: page table entry, PTEA = PTE address*

# Address Translation: Page Hit




1) Processor sends virtual address to MMU

2-3) MMU fetches PTE from page table in memory

**VA: virtual address, PA: physical address, PTE: page table entry, PTEA = PTE address**

# Address Translation: Page Hit




- 1) Processor sends virtual address to MMU
- 2-3) MMU fetches PTE from page table in memory
- 4) MMU sends physical address to cache/memory

**VA: virtual address, PA: physical address, PTE: page table entry, PTEA = PTE address**



# Address Translation: Page Hit



- 1) Processor sends virtual address to MMU
- 2-3) MMU fetches PTE from page table in memory
- 4) MMU sends physical address to cache/memory
- 5) Cache/memory sends data word to processor

**VA: virtual address, PA: physical address, PTE: page table entry, PTEA = PTE address**

# Today

- Three Virtual Memory Optimizations
  - TLB
    - Virtually-indexed, physically-tagged cache
    - Page the page table (a.k.a., multi-level page table)
- Case-study: Intel Core i7/Linux example

# Speeding up Address Translation


# Speeding up Address Translation

- Problem: Every memory load/store requires two memory accesses: one for PTE, another for real
  - The PTE access is kind of an overhead
  - Can we speed it up?

# Speeding up Address Translation


- Problem: Every memory load/store requires two memory accesses: one for PTE, another for real
  - The PTE access is kind of an overhead
  - Can we speed it up?
- Page table entries (PTEs) are already cached in L1 data cache like any other memory data. But:
  - PTEs may be evicted by other data references
  - PTE hit still requires a small L1 delay

# Recall: Page Table is Cached




***VA: virtual address, PA: physical address, PTE: page table entry, PTEA = PTE address***

# Recall: Page Table is Cached



*VA: virtual address, PA: physical address, PTE: page table entry, PTEA = PTE address*


# Recall: Page Table is Cached



*VA: virtual address, PA: physical address, PTE: page table entry, PTEA = PTE address*




# Recall: Page Table is Cached




*VA: virtual address, PA: physical address, PTE: page table entry, PTEA = PTE address*

# Recall: Page Table is Cached




*VA: virtual address, PA: physical address, PTE: page table entry, PTEA = PTE address*

# Recall: Page Table is Cached




*VA: virtual address, PA: physical address, PTE: page table entry, PTEA = PTE address*

# Recall: Page Table is Cached




*VA: virtual address, PA: physical address, PTE: page table entry, PTEA = PTE address*

# Recall: Page Table is Cached




*VA: virtual address, PA: physical address, PTE: page table entry, PTEA = PTE address*

# Recall: Page Table is Cached




*VA: virtual address, PA: physical address, PTE: page table entry, PTEA = PTE address*

# Recall: Page Table is Cached



*VA: virtual address, PA: physical address, PTE: page table entry, PTEA = PTE address*

# Recall: Page Table is Cached



*VA: virtual address, PA: physical address, PTE: page table entry, PTEA = PTE address*



# Speeding up Translation with a TLB

- Solution: *Translation Lookaside Buffer* (TLB)
  - Think of it as a dedicated cache for page table
  - Small set-associative hardware cache in MMU
  - Contains complete page table entries for a small number of pages


# Speeding up Translation with a TLB

- Solution: *Translation Lookaside Buffer* (TLB)
  - Think of it as a dedicated cache for page table
  - Small set-associative hardware cache in MMU
  - Contains complete page table entries for a small number of pages

<b>Tag</b>	<b>Set Index</b>
------------	------------------

# Speeding up Translation with a TLB


- Solution: *Translation Lookaside Buffer* (TLB)
  - Think of it as a dedicated cache for page table
  - Small set-associative hardware cache in MMU
  - Contains complete page table entries for a small number of pages



**A Conventional  
Data Cache**


# Speeding up Translation with a TLB

- Solution: *Translation Lookaside Buffer* (TLB)
  - Think of it as a dedicated cache for page table
  - Small set-associative hardware cache in MMU
  - Contains complete page table entries for a small number of pages




# Speeding up Translation with a TLB

- Solution: *Translation Lookaside Buffer* (TLB)
  - Think of it as a dedicated cache for page table
  - Small set-associative hardware cache in MMU
  - Contains complete page table entries for a small number of pages



# Accessing the TLB



- MMU uses the Virtual Page Number portion of the virtual address to access the TLB:



**A Page Table  
Cache**

# Accessing the TLB


- MMU uses the Virtual Page Number portion of the virtual address to access the TLB:



**A Page Table  
Cache**

# Accessing the TLB


- MMU uses the Virtual Page Number portion of the virtual address to access the TLB:






# Accessing the TLB


- MMU uses the Virtual Page Number portion of the virtual address to access the TLB:




# TLB Hit




# TLB Hit




# TLB Hit




# TLB Hit




# TLB Hit



# TLB Hit




# TLB Hit




A TLB hit eliminates a memory access




# TLB Miss




# TLB Miss




# TLB Miss



# TLB Miss



# TLB Miss




# Today

- Three Virtual Memory Optimizations
  - TLB
  - Virtually-indexed, physically-tagged cache
  - Page the page table (a.k.a., multi-level page table)
- Case-study: Intel Core i7/Linux example

# Performance Issue in VM

- Address translation and cache accesses are serialized
  - First translate from VA to PA
  - Then use PA to access cache
  - Slow! Can we speed it up?





# Observe Address Translation

Virtual  
Address




Physical  
Address






# Observe Address Translation

Virtual Address



Unchanged!!

Physical Address




# Observe Address Translation

Virtual Address



Unchanged!!

Physical Address



||



L1 cache

# Observe Address Translation

Virtual Address



Physical Address



Unchanged!!



||

L1 cache

- Set Index + Cache Line Offset = Page Offset
- Indexing into cache in parallel with translation (TLB access)
- If TLB hits, can get the data back in one cycle

# Observe Address Translation

Virtual Address




Physical Address



Unchanged!!



Virtually-Indexed,  
Physically-Tagged  
Cache



- Set Index + Cache Line Offset = Page Offset
- Indexing into cache in parallel with translation (TLB access)
- If TLB hits, can get the data back in one cycle

# Any Implications?


Virtual  
Address



Physical  
Address




# Any Implications?




- Assuming 4K page size, cache line size is 16 bytes.

# Any Implications?



- Assuming 4K page size, cache line size is 16 bytes.
- Set Index = 8 bits. Can only have 256 Sets => Limit cache size


# Any Implications?



- Assuming 4K page size, cache line size is 16 bytes.
- Set Index = 8 bits. Can only have 256 Sets => Limit cache size
- Increasing cache size then requires increasing associativity




# Any Implications?




- Assuming 4K page size, cache line size is 16 bytes.
- Set Index = 8 bits. Can only have 256 Sets => Limit cache size
- Increasing cache size then requires increasing associativity
  - Not ideal because that requires comparing more tags

# Any Implications?




- Assuming 4K page size, cache line size is 16 bytes.
- Set Index = 8 bits. Can only have 256 Sets => Limit cache size
- Increasing cache size then requires increasing associativity
  - Not ideal because that requires comparing more tags
- Solutions?

# Any Implications?




- What if we use 9 bits for Set Index? More Sets now.

# Any Implications?




- What if we use 9 bits for Set Index? More Sets now.
- How can this still work?

# Any Implications?



- What if we use 9 bits for Set Index? More Sets now.
- How can this still work?
- The least significant bit in VPN and PPN must be the same

# Any Implications?



- What if we use 9 bits for Set Index? More Sets now.
- How can this still work?
- The least significant bit in VPN and PPN must be the same
- That is: an even VA must be mapped to an even PA, and an odd VA must be mapped to an odd PA

# Today

- Three Virtual Memory Optimizations
  - TLB
  - Virtually-indexed, physically-tagged cache
  - Page the page table (a.k.a., multi-level page table)
- Case-study: Intel Core i7/Linux example

# Where Does Page Table Live?



# Where Does Page Table Live?

- It needs to be at a specific location where we can find it
  - In main memory, with its start address stored in a special register (PTBR)

# Where Does Page Table Live?


- It needs to be at a specific location where we can find it
  - In main memory, with its start address stored in a special register (PTBR)
- Assume 4KB page, 48-bit virtual memory, each PTE is 8 Bytes
  - $2^{36}$  PTEs in a page table
  - 512 GB total size per page table??!!

# Where Does Page Table Live?

- It needs to be at a specific location where we can find it
  - In main memory, with its start address stored in a special register (PTBR)
- Assume 4KB page, 48-bit virtual memory, each PTE is 8 Bytes
  - $2^{36}$  PTEs in a page table
  - 512 GB total size per page table??!!
- Problem: Page tables are huge
  - One table per process!
  - Storing them all in main memory wastes space


# Solution: Page the Page Table

- Observation: Only a small number of pages (working set) are accessed during a certain period of time, due to locality
- Put only the relevant page table entries in main memory
- Idea: Put page table in Virtual Memory and swap it just like data




# Solution: Page the Page Table

- Observation: Only a small number of pages (working set) are accessed during a certain period of time, due to locality
- Put only the relevant page table entries in main memory
- Idea: Put page table in Virtual Memory and swap it just like data




# Solution: Page the Page Table

- Observation: Only a small number of pages (working set) are accessed during a certain period of time, due to locality
- Put only the relevant page table entries in main memory
- Idea: Put page table in Virtual Memory and swap it just like data




# Solution: Page the Page Table

- Observation: Only a small number of pages (working set) are accessed during a certain period of time, due to locality
- Put only the relevant page table entries in main memory
- Idea: Put page table in Virtual Memory and swap it just like data



# Solution: Page the Page Table


- Observation: Only a small number of pages (working set) are accessed during a certain period of time, due to locality
- Put only the relevant page table entries in main memory
- Idea: Put page table in Virtual Memory and swap it just like data






# Solution: Page the Page Table

- Observation: Only a small number of pages (working set) are accessed during a certain period of time, due to locality
- Put only the relevant page table entries in main memory
- Idea: Put page table in Virtual Memory and swap it just like data




# Solution: Page the Page Table

- Observation: Only a small number of pages (working set) are accessed during a certain period of time, due to locality
- Put only the relevant page table entries in main memory
- Idea: Put page table in Virtual Memory and swap it just like data




# Solution: Page the Page Table

- Observation: Only a small number of pages (working set) are accessed during a certain period of time, due to locality
- Put only the relevant page table entries in main memory
- Idea: Put page table in Virtual Memory and swap it just like data




# Effectively: A 2-Level Page Table

- Level 1 table:
  - Always in physical memory at a known location.
  - Each L1 PTE points to the start address of a L2 page table.
  - Bring that table to memory on-demand.
- Level 2 table:
  - Each PTE points to an actual data page




# A Two-Level Page Table Hierarchy



*32 bit addresses, 4KB pages, 4-byte PTEs*


# A Two-Level Page Table Hierarchy



***32 bit addresses, 4KB pages, 4-byte PTEs***

...


# A Two-Level Page Table Hierarchy



**32 bit addresses, 4KB pages, 4-byte PTEs**

...

# A Two-Level Page Table Hierarchy




- Level 2 page table size:
  - $2^{32} / 2^{12} * 4 = 4 \text{ MB}$
- Level 1 page table size:
  - $(2^{32} / 2^{12} * 4) / 2^{12} * 4 = 4 \text{ KB}$

**32 bit addresses, 4KB pages, 4-byte PTEs**


...




# How to Access a 2-Level Page Table?



# How to Access a 2-Level Page Table?



# Translating with a k-level Page Table




# Today

- Three Virtual Memory Optimizations
  - TLB
  - Virtually-indexed, physically-tagged cache
  - Page the page table (a.k.a., multi-level page table)
- **Case-study: Intel Core i7/Linux example**


# Intel Core i7 Memory System

Processor package


Core x4




# End-to-End Core i7 Address Translation



# End-to-End Core i7 Address Translation




# End-to-End Core i7 Address Translation







# End-to-End Core i7 Address Translation




# End-to-End Core i7 Address Translation




# End-to-End Core i7 Address Translation




# End-to-End Core i7 Address Translation




# End-to-End Core i7 Address Translation




# End-to-End Core i7 Address Translation



# End-to-End Core i7 Address Translation




# End-to-End Core i7 Address Translation





# Core i7 Level 4 Page Table Entries



**Each entry references a 4K child page. Significant fields:**

**P:** Child page is present in memory (1) or not (0)

**R/W:** Read-only or read-write access permission for child page

**U/S:** User or supervisor mode access

**WT:** Write-through or write-back cache policy for this page

**A:** Reference bit (set by MMU on reads and writes, cleared by software)

**D:** Dirty bit (set by MMU on writes, cleared by software)

**Page physical base address:** 40 most significant bits of physical page address (forces pages to be 4KB aligned)

**XD:** Disable or enable instruction fetches from this page.