

CSC 252: Computer Organization

Spring 2021: Lecture 12

Instructor: Yuhao Zhu

Department of Computer Science
University of Rochester

Announcement


- Programming assignment 3 is out
 - Details: <https://www.cs.rochester.edu/courses/252/spring2021/labs/assignment3.html>
 - Due on **March 23**, 11:59 PM
 - You (may still) have 3 slip days

7	8	9	10	11	12	13
				Today		
14	15	16	17	18	19	20
21	22	23	24	25	26	27
		Due		Mid-term		


Announcement

- Programming assignment 3 is in x86 assembly language. Seek help from TAs.
- TAs are best positioned to answer your questions about programming assignments!!!
- Programming assignments do NOT repeat the lecture materials. They ask you to synthesize what you have learned from the lectures and work out something new.


Edge-Triggered Latch (Flip-Flop)




Edge-Triggered Latch (Flip-Flop)




Edge-Triggered Latch (Flip-Flop)




Edge-Triggered Latch (Flip-Flop)




Edge-Triggered Latch (Flip-Flop)




Edge-Triggered Latch (Flip-Flop)




Edge-Triggered Latch (Flip-Flop)





Edge-Triggered Latch (Flip-Flop)





Edge-Triggered Latch (Flip-Flop)



Edge-Triggered Latch (Flip-Flop)





Edge-Triggered Latch (Flip-Flop)





- Flip-flop: Only latches data for a brief period

Edge-Triggered Latch (Flip-Flop)




- Flip-flop: Only latches data for a brief period
- Value latched depends on data as C **rises** (i.e., $0 \rightarrow 1$); usually called at the **rising edge** of C

Edge-Triggered Latch (Flip-Flop)





- Flip-flop: Only latches data for a brief period
- Value latched depends on data as C **rises** (i.e., 0→1); usually called at the **rising edge** of C
- Output remains stable at all other times

Registers




- Stores several bits of data
- Collection of edge-triggered latches (D Flip-flops)
- Loads input on rising edge of the C signal

Registers




- Stores several bits of data
- Collection of edge-triggered latches (D Flip-flops)
- Loads input on rising edge of the C signal


Register Operation




Register Operation



Register Operation




Register Operation



- Stores data bits
- For most of time acts as barrier between input and output
- As C rises, loads input
- So you'd better compute the input before the C signal rises if you want to store the input data to the register


Register Operation



Output *continuously* produces y after the rising edge unless you cut off power.


- Stores data bits
- For most of time acts as barrier between input and output
- As C rises, loads input
- So you'd better compute the input before the C signal rises if you want to store the input data to the register

Clock Signal



- A special C: periodically oscillating between 0 and 1
- That's called the **clock** signal. Generated by a crystal oscillator inside your computer.


Clock Signal




- A special C: periodically oscillating between 0 and 1
- That's called the **clock** signal. Generated by a crystal oscillator inside your computer.




Clock Signal




- A special C: periodically oscillating between 0 and 1
- That's called the **clock** signal. Generated by a crystal oscillator inside your computer.



Clock Signal




- A special C: periodically oscillating between 0 and 1
- That's called the **clock** signal. Generated by a crystal oscillator inside your computer.




Clock Signal

- Cycle time of a clock signal: the time duration between two rising edges.




Clock Signal

- Cycle time of a clock signal: the time duration between two rising edges.




Clock Signal

- Cycle time of a clock signal: the time duration between two rising edges.
- Frequency of a clock signal: how many rising (falling) edges in 1 second.




Clock Signal

- Cycle time of a clock signal: the time duration between two rising edges.
- Frequency of a clock signal: how many rising (falling) edges in 1 second.
- 1 GHz CPU means the clock frequency is 1 GHz



Clock Signal


- Cycle time of a clock signal: the time duration between two rising edges.
- Frequency of a clock signal: how many rising (falling) edges in 1 second.
- 1 GHz CPU means the clock frequency is 1 GHz
 - The cycle time is $1/10^9 = 1 \text{ ns}$



Register File

- A register file consists of a set of registers that you can individually read from and write to.


Register File



Register File


- A register file consists of a set of registers that you can individually read from and write to.
- To read: give a register file ID, and read the stored value out

Register File




Register File

- A register file consists of a set of registers that you can individually read from and write to.
- To read: give a register file ID, and read the stored value out




Register File

- A register file consists of a set of registers that you can individually read from and write to.
- To read: give a register file ID, and read the stored value out




Register File

- A register file consists of a set of registers that you can individually read from and write to.
- To read: give a register file ID, and read the stored value out




Register File

- A register file consists of a set of registers that you can individually read from and write to.
- To read: give a register file ID, and read the stored value out
- To write: give a register file ID, a new value, overwrite the old value




Register File

- A register file consists of a set of registers that you can individually read from and write to.
- To read: give a register file ID, and read the stored value out
- To write: give a register file ID, a new value, overwrite the old value




Register File

- A register file consists of a set of registers that you can individually read from and write to.
- To read: give a register file ID, and read the stored value out
- To write: give a register file ID, a new value, overwrite the old value




Register File

- A register file consists of a set of registers that you can individually read from and write to.
- To read: give a register file ID, and read the stored value out
- To write: give a register file ID, a new value, overwrite the old value




Register File

- A register file consists of a set of registers that you can individually read from and write to.
- To read: give a register file ID, and read the stored value out
- To write: give a register file ID, a new value, overwrite the old value




Register File

- A register file consists of a set of registers that you can individually read from and write to.
- To read: give a register file ID, and read the stored value out
- To write: give a register file ID, a new value, overwrite the old value
- How do we build a register file out of individual registers??




Register File Read

- Continuously read a register independent of the clock signal




Register File Read


- Continuously read a register independent of the clock signal




Register File Write



Register File Write




Register File Write




Register File Write

- Only write the a specific register when the clock rises. How??



Register File Write

- Only write to a specific register when the clock rises. How??



Decoder

W1	W0	C3	C2	C1	C0
0	0	0	0	0	1
0	1	0	0	1	0
1	0	0	1	0	0
1	1	1	0	0	0

W0 _

W1 _

_C0

_C1

_C2

_C3

Decoder

W1	W0	C3	C2	C1	C0
0	0	0	0	0	1
0	1	0	0	1	0
1	0	0	1	0	0
1	1	1	0	0	0

W0 _

W1 _

_C0

_C1

_C2

_C3

$$C0 = !W1 \& !W0$$

$$C1 = !W1 \& W0$$

$$C2 = W1 \& !W0$$

$$C3 = W1 \& W0$$

Decoder


W1	W0	C3	C2	C1	C0
0	0	0	0	0	1
0	1	0	0	1	0
1	0	0	1	0	0
1	1	1	0	0	0

$$C0 = !W1 \& !W0$$


$$C1 = !W1 \& W0$$

$$C2 = W1 \& !W0$$


$$C3 = W1 \& W0$$




Register File Write




Register File Write




Register File Write




Register File Write



Register File Write




Register File Write



- This implementation can read 1 register and write 1 register at the same time: 1 read port and 1 write port


Multi-Port Register File

- What if we want to read multiple registers at the same time?




Multi-Port Register File

- What if we want to read multiple registers at the same time?



Multi-Port Register File


- What if we want to read multiple registers at the same time?



- This register file has 2 read ports and 1 write port. How many ports do we actually need?


Multi-Port Register File

- Is this correct? What if we don't want to write anything?



Multi-Port Register File

- Is this correct? What if we don't want to write anything?




Processor Microarchitecture

- Sequential, single-cycle microarchitecture implementation
 - Basic idea
 - Hardware implementation
- Pipelined microarchitecture implementation
 - Basic Principles
 - Difficulties: Control Dependency
 - Difficulties: Data Dependency


Executing an ADD instruction

- How does the processor execute `addq %rax, %rsi`
- The binary encoding is `60 06`




Executing an ADD instruction

- How does the processor execute `addq %rax, %rsi`
- The binary encoding is `60 06`




Executing an ADD instruction

- How does the processor execute `addq %rax, %rsi`
- The binary encoding is `60 06`




Executing an ADD instruction

- How does the processor execute `addq %rax, %rsi`
- The binary encoding is `60 06`




Executing an ADD instruction

- How does the processor execute `addq %rax, %rsi`
- The binary encoding is `60 06`




Executing an ADD instruction

- How does the processor execute `addq %rax, %rsi`
- The binary encoding is `60 06`




Executing an ADD instruction

- How does the processor execute `addq %rax, %rsi`
- The binary encoding is `60 06`




Executing an ADD instruction

- How does the processor execute `addq %rax, %rsi`
- The binary encoding is `60 06`




Executing an ADD instruction

- How does the processor execute `addq %rax, %rsi`
- The binary encoding is `60 06`




Executing an ADD instruction

- How does the processor execute `addq %rax, %rsi`
- The binary encoding is `60 06`




Executing an ADD instruction

- How does the processor execute `addq %rax, %rsi`
- The binary encoding is `60 06`




Executing an ADD instruction

- How does the processor execute `addq %rax, %rsi`
- The binary encoding is `60 06`




Executing an ADD instruction

- How does the processor execute `addq %rax, %rsi`
- The binary encoding is `60 06`




Executing an ADD instruction

- How does the processor execute `addq %rax, %rsi`
- The binary encoding is `60 06`




Executing an ADD instruction

- How does the processor execute `addq %rax, %rsi`
- The binary encoding is `60 06`




Executing an ADD instruction

- Logic 1: if (s0 == 6) select = s1;




Executing an ADD instruction

- Logic 1: if (s0 == 6) select = s1;




Executing an ADD instruction

- Logic 1: if (s0 == 6) select = s1;




Executing an ADD instruction

- Logic 1: if (s0 == 6) select = s1;
- Logic 2: if (s0 == 6) Enable = 1; else Enable = 0;




Executing an ADD instruction

- Logic 1: if (s0 == 6) select = s1;
- Logic 2: if (s0 == 6) Enable = 1; else Enable = 0;




Executing an ADD instruction

- Logic 1: if (s0 == 6) select = s1;
- Logic 2: if (s0 == 6) Enable = 1; else Enable = 0;




Executing an ADD instruction

- Logic 1: if (s0 == 6) select = s1;
- Logic 2: if (s0 == 6) Enable = 1; else Enable = 0;




Executing an ADD instruction

- Logic 1: if (s0 == 6) select = s1;
- Logic 2: if (s0 == 6) Enable = 1; else Enable = 0;




Executing an ADD instruction

- Logic 1: if (s0 == 6) select = s1;
- Logic 2: if (s0 == 6) Enable = 1; else Enable = 0;
- Logic 3: if (s0 == 6) nPC = oPC + 2;



Executing an ADD instruction


- Logic 1: if (s0 == 6) select = s1;
- Logic 2: if (s0 == 6) Enable = 1; else Enable = 0;
- Logic 3: if (s0 == 6) nPC = oPC + 2;
- How about Logic 4?



Executing an ADD instruction

- Logic 1: if (s0 == 6) select = s1;
- Logic 2: if (s0 == 6) Enable = 1; else Enable = 0;
- Logic 3: if (s0 == 6) nPC = oPC + 2;
- How about Logic 4?


How do these logics get implemented?



Executing an ADD instruction


- Logic 1: if (s0 == 6) select = s1;
- Logic 2: if (s0 == 6) Enable = 1; else Enable = 0;
- Logic 3: if (s0 == 6) nPC = oPC + 2;
- How about Logic 4?

How do these logics get implemented?




Executing an ADD instruction

- When the rising edge of the clock arrives, the RF/PC/Flags will be written.
- So the following has to be ready: newData, nPC, which means Logic1, Logic2, Logic3, and Logic4 has to finish.




Executing a JLE instruction

- Let's say the binary encoding for `jle .L0` is `71 0123000000000000`
- What are the logics now?




Executing a JLE instruction




Executing a JLE instruction

- Logic 1: if (s0 == 6) select = s1;



Executing a JLE instruction

- Logic 1: if (s0 == 6) select = s1;
- Logic 2: if (s0 == 6) Enable = 1; else Enable = 0;




jle Dest

7 1

Dest

Executing a JLE instruction

- Logic 3??



jle Dest


7 1

Dest

Executing a JLE instruction

- Logic 3???

if (s0 == 6) nPC = oPC + 2;



jle Dest


7 1

Dest

Executing a JLE instruction

- Logic 3???

```
if (s0 == 6) nPC = oPC + 2;  
else if (s0 == 7) {  
  if (s1 == 1) { // jLE  
    if (Z || (S ^ O)) nPC = Dest; // jump  
    else nPC = oPC + 10; // don't jump, but add 10 (why???)  
  } else if (s1 == ...) {...}  
}
```



jle Dest

7 1

Dest


Executing a JLE instruction

- Logic 3???

```


if (s0 == 6) nPC = oPC + 2;
else if (s0 == 7) {
  if (s1 == 1) { // jLE
    if (Z || (S ^ O)) nPC = Dest; // jump
    else nPC = oPC + 10; // don't jump, but add 10 (why???)
  } else if (s1 == ...) {...}
}

```




Executing a JLE instruction

- Logic 4? Does JLE write flags?




Executing a JLE instruction

- Logic 4? Does JLE write flags?
- Need another piece of logic.




Executing a JLE instruction


- Logic 4? Does JLE write flags?
- Need another piece of logic.
- Logic 5: if (s0 == 7) EnableF = 0; else if (s0 == 6) EnableF = 1;




Microarchitecture (So far)




Microarchitecture (So far)




Microarchitecture (So far)




Microarchitecture (So far)




Microarchitecture (So far)




Microarchitecture (So far)




Microarchitecture (So far)




Microarchitecture (So far)




Microarchitecture (So far)



Microarchitecture (So far)




Microarchitecture (So far)




Executing a MOV instruction

- How do we modify the hardware to execute a move instruction?




move rA to the memory address rB + D

rmmovq rA, D(rB)




move rA to the memory address rB + D

rmmovq rA, D(rB)



move rA to the memory address rB + D

rmmovq rA, D(rB)




move rA to the memory address rB + D

rmmovq rA, D(rB)



- Need new logic (Logic 6) to select the input to the ALU for Enable.




move rA to the memory address rB + D

`rmmovq rA, D(rB)`




- Need new logic (Logic 6) to select the input to the ALU for Enable.




move rA to the memory address rB + D

`rmmovq rA, D(rB)`



- Need new logic (Logic 6) to select the input to the ALU for Enable.




move rA to the memory address rB + D

rmmovq rA, D(rB)



- Need new logic (Logic 6) to select the input to the ALU for Enable.




move rA to the memory address rB + D

rmmovq rA, D(rB)




- Need new logic (Logic 6) to select the input to the ALU for Enable.
- How about other logics?




How About Memory to Register MOV?

move data at memory address $rB + D$ to rA




How About Memory to Register MOV?


move data at memory address $rB + D$ to rA



Microarchitecture (with MOV)




Microarchitecture (with MOV)




Combinational Logic

```
Read current_states;  
next_states = f(current_states);  
When clock rises, current_states = next_states;
```



Microarchitecture (with MOV)



Microarchitecture (with MOV)



Microarchitecture (with MOV)



Combinational Logic

```
Read current_states;  
next_states = f(current_states);  
When clock rises, current_states = next_states;  
next_states has to be ready before the close rises
```