

CSC 252/452: Computer Organization

Fall 2024: Lecture 6

Instructor: Yanan Guo

Department of Computer Science
University of Rochester

Announcement


- Programming Assignment 1 is due today
 - NetID is not your 8-digit URID
 - If you submitted your assignment before Sep. 11th, please submit one more time
 - For using slip days, email the two TAs listed in the assignment description
- Programming Assignment 2 is out today
 - Details:
<https://www.cs.rochester.edu/courses/252/fall2024/labs/assignment2.html>
 - Due on **Sep. 30th**, 11:59 PM
 - You (may still) have 3 slip days

Announcement

- Programming assignment 2 is in x86 assembly language.
- Read the instructions before getting started!!!
 - You get 1/4 point off for every wrong answer
 - Maxed out at 10
- TAs are best positioned to answer your questions about programming assignments!!!
- Programming assignments do NOT repeat the lecture materials. They ask you to synthesize what you have learned from the lectures and work out something new.

Instruction Processing Sequence


Assembly
Programmer's
Perspective
of a Computer



Fetch Instruction
(According to PC)

Instruction Processing Sequence

Assembly
Programmer's
Perspective
of a Computer




Fetch Instruction
(According to PC)

0x4801d8

Instruction Processing Sequence

Assembly
Programmer's
Perspective
of a Computer




Fetch Instruction (According to PC) → Decode Instruction

`addq %rax, (%rbx)`

Instruction Processing Sequence


Assembly
Programmer's
Perspective
of a Computer



Fetch Instruction (According to PC) → Decode Instruction → Fetch Operands

Instruction Processing Sequence



Assembly
Programmer's
Perspective
of a Computer



Fetch Instruction (According to PC) → Decode Instruction → Fetch Operands → Execute Instruction



Instruction Processing Sequence

Assembly
Programmer's
Perspective
of a Computer





Instruction Processing Sequence

Assembly
Programmer's
Perspective
of a Computer





Instruction Processing Sequence

Assembly
Programmer's
Perspective
of a Computer




Instruction Processing Sequence

Assembly
Programmer's
Perspective
of a Computer




Assembly Program Instructions

Assembly
Programmer's
Perspective
of a Computer



Assembly Program Instructions


Assembly
Programmer's
Perspective
of a Computer



- *Compute Instruction*: Perform arithmetics on register or memory data
 - **addq %eax, %ebx**
 - C constructs: +, -, >>, etc.

Assembly Program Instructions


Assembly Programmer's Perspective of a Computer



- *Compute Instruction*: Perform arithmetics on register or memory data
 - `addq %eax, %ebx`
 - C constructs: +, -, >>, etc.
- *Data Movement Instruction*: Transfer data between memory and register
 - `movq %eax, (%ebx)`

Assembly Program Instructions

Assembly Programmer's Perspective of a Computer



- *Compute Instruction*: Perform arithmetics on register or memory data
 - **addq %eax, %ebx**
 - C constructs: **+**, **-**, **>>**, etc.
- *Data Movement Instruction*: Transfer data between memory and register
 - **movq %eax, (%ebx)**
- *Control Instruction*: Alter the sequence of instructions (by changing PC)
 - **jmp, call**
 - C constructs: **if-else**, **do-while**, function call, etc.

Today: Compute and Control Instructions

- Move operations (and addressing modes)
- Arithmetic & logical operations
- Condition Codes
- Control: Conditional branches (**if... else...**)
- Control: Loops (**for, while**)
- Control: Switch Statements (**case... switch...**)

Data Movement Instruction Example

```
movq    %rdx, (%rdi)
```

- Semantics:
 - Move (really, **copy**) data in register **%rdx** to memory location whose address is the value stored in **%rdi**
 - Pointer dereferencing

Data Movement Instruction Example

`movq      %rdx, (%rdi)`





Diagram illustrating the instruction `movq %rdx, (%rdi)`. The register `%rdi` is enclosed in a blue box, and a blue arrow points up to it from the word `address`, indicating that the value in `%rdi` is the memory address.


- Semantics:
 - Move (really, **copy**) data in register `%rdx` to memory location whose address is the value stored in `%rdi`
 - Pointer dereferencing

Data Movement Instruction Example



- Semantics:
 - Move (really, **copy**) data in register `%rdx` to memory location whose address is the value stored in `%rdi`
 - Pointer dereferencing

Data Movement Instruction Example



- Semantics:
 - Move (really, **copy**) data in register %rdx to memory location whose address is the value stored in %rdi
 - Pointer dereferencing

Data Movement Instructions

`movq` *Source, Dest*

Data Movement Instructions

`movq Source, Dest`

Operator Operands

Data Movement Instructions

`movq Source, Dest`

Operator Operands

- Memory:

- Simplest example: (`%rax`)
- How to obtain the address is called “addressing mode”

Data Movement Instructions

`movq Source, Dest`

Operator Operands

- Memory:

- Simplest example: (`%rax`)
- How to obtain the address is called “addressing mode”

- Register:

- Example: `%rax, %r13`
- But `%rsp` reserved for special use

Data Movement Instructions

`movq Source, Dest`

Operator Operands

- **Memory:**
 - Simplest example: (`%rax`)
 - How to obtain the address is called “addressing mode”
- **Register:**
 - Example: `%rax, %r13`
 - But `%rsp` reserved for special use
- **Immediate:** Constant integer data
 - Example: `$0x400, $-533`; like C constant, but prefixed with ‘\$’
 - Encoded with 1, 2, or 4 bytes; can only be source

movq Operand Combinations

	Source	Dest	Example	C Analog
movq	Imm	$\begin{cases} \text{Reg} \\ \text{Mem} \end{cases}$		
	Reg	$\begin{cases} \text{Reg} \\ \text{Mem} \end{cases}$		
	Mem	Reg		

*Cannot do memory-memory transfer
with a single instruction in x86.*

movq Operand Combinations

	Source	Dest	Example	C Analog
movq	Imm	$\begin{cases} \text{Reg} \\ \text{Mem} \end{cases}$	movq \$0x4, %rax	
	Reg	$\begin{cases} \text{Reg} \\ \text{Mem} \end{cases}$		
	Mem	Reg		

*Cannot do memory-memory transfer
with a single instruction in x86.*

movq Operand Combinations

	Source	Dest	Example	C Analog
movq	Imm	$\begin{cases} \text{Reg} \\ \text{Mem} \end{cases}$	movq \$0x4,%rax	temp = 0x4;
	Reg	$\begin{cases} \text{Reg} \\ \text{Mem} \end{cases}$		
	Mem	Reg		

*Cannot do memory-memory transfer
with a single instruction in x86.*

movq Operand Combinations

	Source	Dest	Example	C Analog
movq	Imm	Reg	movq \$0x4,%rax	temp = 0x4;
		Mem	movq \$-147, (%rax)	
	Reg	Reg		
		Mem		
	Mem	Reg		

*Cannot do memory-memory transfer
with a single instruction in x86.*

movq Operand Combinations

	Source	Dest	Example	C Analog
movq	Imm	Reg	movq \$0x4,%rax	temp = 0x4;
		Mem	movq \$-147, (%rax)	*p = -147;
	Reg	Reg		
		Mem		
	Mem	Reg		

*Cannot do memory-memory transfer
with a single instruction in x86.*

movq Operand Combinations

	Source	Dest	Example	C Analog
movq	Imm	Reg	movq \$0x4,%rax	temp = 0x4;
		Mem	movq \$-147, (%rax)	*p = -147;
	Reg	Reg	movq %rax,%rdx	
		Mem		
	Mem	Reg		

*Cannot do memory-memory transfer
with a single instruction in x86.*

movq Operand Combinations

	Source	Dest	Example	C Analog
movq	Imm	Reg	movq \$0x4,%rax	temp = 0x4;
		Mem	movq \$-147, (%rax)	*p = -147;
	Reg	Reg	movq %rax,%rdx	temp2 = temp1;
		Mem		
	Mem	Reg		

*Cannot do memory-memory transfer
with a single instruction in x86.*

movq Operand Combinations

	Source	Dest	Example	C Analog
movq	Imm	Reg	movq \$0x4,%rax	temp = 0x4;
		Mem	movq \$-147, (%rax)	*p = -147;
	Reg	Reg	movq %rax,%rdx	temp2 = temp1;
		Mem	movq %rax, (%rdx)	
	Mem	Reg		

*Cannot do memory-memory transfer
with a single instruction in x86.*

movq Operand Combinations

	Source	Dest	Example	C Analog
movq	Imm	Reg	movq \$0x4,%rax	temp = 0x4;
		Mem	movq \$-147, (%rax)	*p = -147;
	Reg	Reg	movq %rax,%rdx	temp2 = temp1;
		Mem	movq %rax, (%rdx)	*p = temp;
	Mem	Reg		

*Cannot do memory-memory transfer
with a single instruction in x86.*

movq Operand Combinations

	Source	Dest	Example	C Analog
movq	Imm	Reg	movq \$0x4,%rax	temp = 0x4;
		Mem	movq \$-147, (%rax)	*p = -147;
	Reg	Reg	movq %rax,%rdx	temp2 = temp1;
		Mem	movq %rax, (%rdx)	*p = temp;
	Mem	Reg	movq (%rax), %rdx	

*Cannot do memory-memory transfer
with a single instruction in x86.*

movq Operand Combinations

	Source	Dest	Example	C Analog
movq	Imm	Reg	movq \$0x4,%rax	temp = 0x4;
		Mem	movq \$-147, (%rax)	*p = -147;
	Reg	Reg	movq %rax,%rdx	temp2 = temp1;
		Mem	movq %rax, (%rdx)	*p = temp;
	Mem	Reg	movq (%rax), %rdx	temp = *p;

*Cannot do memory-memory transfer
with a single instruction in x86.*

Example of Simple Addressing Modes

```
void swap
    (long *xp, long *yp)
{
    long t0 = *xp;
    long t1 = *yp;
    *xp = t1;
    *yp = t0;
}
```

Example of Simple Addressing Modes

```
void swap
(long *xp, long *yp)
{
    long t0 = *xp;
    long t1 = *yp;
    *xp = t1;
    *yp = t0;
}
```

Registers

%rdi	xp
%rsi	yp
%rax	
%rdx	

Memory Addr

*xp	xp
*yp	yp

Example of Simple Addressing Modes

```
void swap
(long *xp, long *yp)
{
    long t0 = *xp;
    long t1 = *yp;
    *xp = t1;
    *yp = t0;
}
```

Registers

%rdi	xp
%rsi	yp
%rax	
%rdx	

Memory Addr

*xp
*yp

swap:

```
movq    (%rdi), %rax    # t0 = *xp
movq    (%rsi), %rdx    # t1 = *yp
movq    %rdx, (%rdi)    # *xp = t1
movq    %rax, (%rsi)    # *yp = t0
ret
```

Understanding `Swap()`

Registers

<code>%rdi</code>	<code>0x120</code>
<code>%rsi</code>	<code>0x100</code>
<code>%rax</code>	
<code>%rdx</code>	

Memory

123
456

Addr

<code>0x120</code>	<code>xp</code>
<code>0x118</code>	
<code>0x110</code>	
<code>0x108</code>	
<code>0x100</code>	<code>yp</code>

swap:

```
movq    (%rdi), %rax    # t0 = *xp
movq    (%rsi), %rdx    # t1 = *yp
movq    %rdx, (%rdi)    # *xp = t1
movq    %rax, (%rsi)    # *yp = t0
ret
```

Understanding `Swap()`

Registers

<code>%rdi</code>	<code>0x120</code>
<code>%rsi</code>	<code>0x100</code>
<code>%rax</code>	
<code>%rdx</code>	

Memory

123
456


Addr

<code>0x120</code>	<code>xp</code>
<code>0x118</code>	
<code>0x110</code>	
<code>0x108</code>	
<code>0x100</code>	<code>yp</code>

swap:

```
movq    (%rdi), %rax    # t0 = *xp
movq    (%rsi), %rdx    # t1 = *yp
movq    %rdx, (%rdi)    # *xp = t1
movq    %rax, (%rsi)    # *yp = t0
ret
```

Understanding `Swap()`



swap:

```
movq    (%rdi), %rax    # t0 = *xp
movq    (%rsi), %rdx    # t1 = *yp
movq    %rdx, (%rdi)    # *xp = t1
movq    %rax, (%rsi)    # *yp = t0
ret
```

Understanding `Swap()`

Registers

<code>%rdi</code>	<code>0x120</code>
<code>%rsi</code>	<code>0x100</code>
<code>%rax</code>	<code>123</code>
<code>%rdx</code>	

Memory

<code>123</code>
<code>456</code>


Addr

<code>0x120</code>	<code>xp</code>
<code>0x118</code>	
<code>0x110</code>	
<code>0x108</code>	
<code>0x100</code>	<code>yp</code>

swap:

```
movq    (%rdi), %rax    # t0 = *xp
movq    (%rsi), %rdx    # t1 = *yp
movq    %rdx, (%rdi)    # *xp = t1
movq    %rax, (%rsi)    # *yp = t0
ret
```

Understanding `Swap()`



swap:

```
movq    (%rdi), %rax    # t0 = *xp
movq    (%rsi), %rdx    # t1 = *yp
movq    %rdx, (%rdi)    # *xp = t1
movq    %rax, (%rsi)    # *yp = t0
ret
```

Understanding `Swap()`

Registers

<code>%rdi</code>	<code>0x120</code>
<code>%rsi</code>	<code>0x100</code>
<code>%rax</code>	<code>123</code>
<code>%rdx</code>	<code>456</code>

Memory

<code>123</code>
<code>456</code>


Addr

<code>0x120</code>	<code>xp</code>
<code>0x118</code>	
<code>0x110</code>	
<code>0x108</code>	
<code>0x100</code>	<code>yp</code>

swap:

```
movq    (%rdi), %rax    # t0 = *xp
movq    (%rsi), %rdx    # t1 = *yp
movq    %rdx, (%rdi)    # *xp = t1
movq    %rax, (%rsi)    # *yp = t0
ret
```

Understanding `Swap()`



swap:

```
movq    (%rdi), %rax    # t0 = *xp
movq    (%rsi), %rdx    # t1 = *yp
movq    %rdx, (%rdi)    # *xp = t1
movq    %rax, (%rsi)    # *yp = t0
ret
```

Understanding `Swap()`

Registers

<code>%rdi</code>	<code>0x120</code>
<code>%rsi</code>	<code>0x100</code>
<code>%rax</code>	<code>123</code>
<code>%rdx</code>	<code>456</code>

Memory

<code>456</code>
<code>456</code>


Addr

<code>0x120</code>	<code>xp</code>
<code>0x118</code>	
<code>0x110</code>	
<code>0x108</code>	
<code>0x100</code>	<code>yp</code>

swap:

```
movq    (%rdi), %rax    # t0 = *xp
movq    (%rsi), %rdx    # t1 = *yp
movq    %rdx, (%rdi)    # *xp = t1
movq    %rax, (%rsi)    # *yp = t0
ret
```

Understanding `Swap()`



swap:

```
movq    (%rdi), %rax    # t0 = *xp
movq    (%rsi), %rdx    # t1 = *yp
movq    %rdx, (%rdi)    # *xp = t1
movq    %rax, (%rsi)    # *yp = t0
ret
```

Memory Addressing Modes

- An addressing mode specifies:
 - how to calculate the effective memory address of an operand
 - by using information held in registers and/or constants

Memory Addressing Modes

- An addressing mode specifies:
 - how to calculate the effective memory address of an operand
 - by using information held in registers and/or constants
- **Normal: (R)**
 - Memory address: content of Register R (**Reg[R]**)
 - Pointer dereferencing in C

```
movq (%rcx), %rax; // address = %rcx
```

Memory Addressing Modes

- An addressing mode specifies:
 - how to calculate the effective memory address of an operand
 - by using information held in registers and/or constants

- **Normal:** (R)

- Memory address: content of Register R (**Reg[R]**)
- Pointer dereferencing in C

```
movq (%rcx), %rax; // address = %rcx
```

- **Displacement:** D(R)

- Memory address: **Reg[R]+D**
- Register R specifies start of memory region
- Constant displacement D specifies offset

```
movq 8(%rbp), %rdx; // address = %rbp + 8
```

Complete Memory Addressing Modes

- The General Form: $D(Rb, Ri, S)$

- Memory address: $Reg[Rb] + S * Reg[Ri] + D$
- E.g., `8(%eax, %ebx, 4);` // address = `%eax` + 4 * `%ebx` + 8
- D: Constant “displacement”
- Rb: Base register: Any of 16 integer registers
- Ri: Index register: Any, except for `%rsp`
- S: Scale: 1, 2, 4, or 8

Complete Memory Addressing Modes

- The General Form: $D(Rb, Ri, S)$
 - Memory address: $Reg[Rb] + S * Reg[Ri] + D$
 - E.g., `8(%eax, %ebx, 4);` // address = `%eax` + 4 * `%ebx` + 8
 - D: Constant “displacement”
 - Rb: Base register: Any of 16 integer registers
 - Ri: Index register: Any, except for `%rsp`
 - S: Scale: 1, 2, 4, or 8
- What is `8(%eax, %ebx, 4)` used for?

Complete Memory Addressing Modes

- The General Form: $D(Rb, Ri, S)$

- Memory address: $Reg[Rb] + S * Reg[Ri] + D$
- E.g., `8(%eax, %ebx, 4);` // address = `%eax` + 4 * `%ebx` + 8
- D: Constant “displacement”
- Rb: Base register: Any of 16 integer registers
- Ri: Index register: Any, except for `%rsp`
- S: Scale: 1, 2, 4, or 8

- What is `8(%eax, %ebx, 4)` used for?

- Special Cases

(Rb, Ri)	$address = Reg[Rb] + Reg[Ri]$
$D(Rb, Ri)$	$address = Reg[Rb] + Reg[Ri] + D$
(Rb, Ri, S)	$address = Reg[Rb] + S * Reg[Ri]$

Address Computation Examples

%rdx	0xf000
%rcx	0x0100

Expression	Address Computation	Address
0x8 (%rdx)		
(%rdx, %rcx)		
(%rdx, %rcx, 4)		
0x80(, %rdx, 2)		

Address Computation Examples

<code>%rdx</code>	<code>0xf000</code>
<code>%rcx</code>	<code>0x0100</code>

Expression	Address Computation	Address
<code>0x8(%rdx)</code>	<code>0xf000 + 0x8</code>	<code>0xf008</code>
<code>(%rdx,%rcx)</code>		
<code>(%rdx,%rcx,4)</code>		
<code>0x80(,%rdx,2)</code>		

Address Computation Examples

<code>%rdx</code>	<code>0xf000</code>
<code>%rcx</code>	<code>0x0100</code>

Expression	Address Computation	Address
<code>0x8(%rdx)</code>	<code>0xf000 + 0x8</code>	<code>0xf008</code>
<code>(%rdx,%rcx)</code>	<code>0xf000 + 0x100</code>	<code>0xf100</code>
<code>(%rdx,%rcx,4)</code>		
<code>0x80(,%rdx,2)</code>		

Address Computation Examples

<code>%rdx</code>	<code>0xf000</code>
<code>%rcx</code>	<code>0x0100</code>

Expression	Address Computation	Address
<code>0x8(%rdx)</code>	<code>0xf000 + 0x8</code>	<code>0xf008</code>
<code>(%rdx,%rcx)</code>	<code>0xf000 + 0x100</code>	<code>0xf100</code>
<code>(%rdx,%rcx,4)</code>	<code>0xf000 + 4*0x100</code>	<code>0xf400</code>
<code>0x80(,%rdx,2)</code>		

Address Computation Examples

<code>%rdx</code>	<code>0xf000</code>
<code>%rcx</code>	<code>0x0100</code>

Expression	Address Computation	Address
<code>0x8(%rdx)</code>	<code>0xf000 + 0x8</code>	<code>0xf008</code>
<code>(%rdx,%rcx)</code>	<code>0xf000 + 0x100</code>	<code>0xf100</code>
<code>(%rdx,%rcx,4)</code>	<code>0xf000 + 4*0x100</code>	<code>0xf400</code>
<code>0x80(,%rdx,2)</code>	<code>2*0xf000 + 0x80</code>	<code>0x1e080</code>

Address Computation Instruction

```
leaq 4(%rsi,%rdi,2), %rax
```

Address Computation Instruction

`leaq 4(%rsi,%rdi,2), %rax`



$$\%rax = \%rsi + \%rdi * 2 + 4$$

Address Computation Instruction

`leaq 4(%rsi,%rdi,2), %rax`



$$\%rax = \%rsi + \%rdi * 2 + 4$$

- `leaq Src, Dst`
 - *Src* is address mode expression
 - Set *Dst* to address denoted by expression
 - No actual memory reference is made

Address Computation Instruction

`leaq 4(%rsi,%rdi,2), %rax`



$$\%rax = \%rsi + \%rdi * 2 + 4$$

- **leaq Src, Dst**
 - *Src* is address mode expression
 - Set *Dst* to address denoted by expression
 - No actual memory reference is made
- **Uses**
 - Computing addresses without a memory reference
 - E.g., translation of `p = &x[i];`

Address Computation Instruction

- Interesting Use
 - Computing arithmetic expressions of the form $x + k \cdot y$
 - Faster arithmetic computation

Address Computation Instruction

- Interesting Use

- Computing arithmetic expressions of the form $x + k*y$
- Faster arithmetic computation

```
long m12(long x)
{
    return x*12;
}
```

Address Computation Instruction

- Interesting Use

- Computing arithmetic expressions of the form $x + k*y$
- Faster arithmetic computation

```
long m12(long x)
{
    return x*12;
}
```


Converted to
assembly by compiler:



```
leaq (%rdi,%rdi,2), %rax # t <- x+x*2
salq $2, %rax           # return t<<2
```

Assembly Program Instructions


Assembly
Programmer's
Perspective
of a Computer



- *Data Movement Instruction*: Transfer data between memory and register
 - `movq %eax, (%ebx)`

Assembly Program Instructions


Assembly Programmer's Perspective of a Computer



- *Data Movement Instruction*: Transfer data between memory and register
 - `movq %eax, (%ebx)`
- *Compute Instruction*: Perform arithmetics on register or memory data
 - `addq %eax, %ebx`
 - C constructs: +, -, >>, etc.

Assembly Program Instructions

Assembly Programmer's Perspective of a Computer



- **Data Movement Instruction**: Transfer data between memory and register
 - `movq %eax, (%ebx)`
- **Compute Instruction**: Perform arithmetics on register or memory data
 - `addq %eax, %ebx`
 - C constructs: `+`, `-`, `>>`, etc.
- **Control Instruction**: Alter the sequence of instructions (by changing PC)
 - `jmp`, `call`
 - C constructs: **if-else**, **do-while**, function call, etc.

Today: Compute and Control Instructions

- Move operations (and addressing modes)
- Arithmetic & logical operations
- Control: Condition branches (**if... else...**)
- Control: Loops (**for, while**)
- Control: Switch Statements (**case... switch...**)

Some Arithmetic Operations (2 Operands)

Format	Computation	Notes
addq src, dest	$\text{Dest} = \text{Dest} + \text{Src}$	


Some Arithmetic Operations (2 Operands)

Format	Computation	Notes
addq src, dest	Dest = Dest + Src	

addq %rax, %rbx

Some Arithmetic Operations (2 Operands)


Format	Computation	Notes
addq src, dest	Dest = Dest + Src	



addq %rax, %rbx

Some Arithmetic Operations (2 Operands)

Format	Computation	Notes
addq src, dest	Dest = Dest + Src	



addq %rax, %rbx

$\%rbx = \%rax + \%rbx$
 Truncation if overflow,
 set carry bit (more later...)

Some Arithmetic Operations (2 Operands)

Format	Computation	Notes
addq src, dest	Dest = Dest + Src	
subq src, dest	Dest = Dest - Src	
imulq src, dest	Dest = Dest * Src	
salq src, dest	Dest = Dest << Src	Also called shlq
sarq src, dest	Dest = Dest >> Src	Arithmetic shift
shrq src, dest	Dest = Dest >> Src	Logical shift
xorq src, dest	Dest = Dest ^ Src	
andq src, dest	Dest = Dest & Src	
orq src, dest	Dest = Dest Src	

Some Arithmetic Operations (2 Operands)

- No distinction between signed and unsigned (why?)
 - Bit level behaviors for signed and unsigned arithmetic are exactly the same — assuming truncation

Some Arithmetic Operations (2 Operands)

- No distinction between signed and unsigned (why?)
 - Bit level behaviors for signed and unsigned arithmetic are exactly the same — assuming truncation

```
long signed_add  
(long x, long y)  
{  
    long res = x + y;  
    return res;  
}
```

```
#x in %rdx, y in %rax  
addq    %rdx, %rax
```

Some Arithmetic Operations (2 Operands)

- No distinction between signed and unsigned (why?)
 - Bit level behaviors for signed and unsigned arithmetic are exactly the same — assuming truncation

```
long signed_add  
(long x, long y)  
{  
    long res = x + y;  
    return res;  
}
```

```
#x in %rdx, y in %rax  
addq    %rdx, %rax
```

```
long unsigned_add  
(unsigned long x, unsigned long y)  
{  
    unsigned long res = x + y;  
    return res;  
}
```

```
#x in %rdx, y in %rax  
addq    %rdx, %rax
```

Some Arithmetic Operations (2 Operands)

- No distinction between signed and unsigned (why?)
 - Bit level behaviors for signed and unsigned arithmetic are exactly the same — assuming truncation

Bit-level

```
  010
+) 101
-----
 111
```

```
long signed_add
(long x, long y)
{
    long res = x + y;
    return res;
}
```

```
#x in %rdx, y in %rax
addq    %rdx, %rax
```

```
long unsigned_add
(unsigned long x, unsigned long y)
{
    unsigned long res = x + y;
    return res;
}
```

```
#x in %rdx, y in %rax
addq    %rdx, %rax
```

Some Arithmetic Operations (2 Operands)

- No distinction between signed and unsigned (why?)
 - Bit level behaviors for signed and unsigned arithmetic are exactly the same — assuming truncation

Bit-level
010
+) 101
——
111

Signed
2
+) -3
——
-1

```
long signed_add  
(long x, long y)  
{  
    long res = x + y;  
    return res;  
}
```

```
#x in %rdx, y in %rax  
addq    %rdx, %rax
```

```
long unsigned_add  
(unsigned long x, unsigned long y)  
{  
    unsigned long res = x + y;  
    return res;  
}
```

```
#x in %rdx, y in %rax  
addq    %rdx, %rax
```

Some Arithmetic Operations (2 Operands)

- No distinction between signed and unsigned (why?)
 - Bit level behaviors for signed and unsigned arithmetic are exactly the same — assuming truncation

Bit-level
010
+) 101

111

Signed
2
+) -3

-1

Unsigned
2
+) 5

7

```
long signed_add  
(long x, long y)  
{  
    long res = x + y;  
    return res;  
}
```

```
#x in %rdx, y in %rax  
addq    %rdx, %rax
```

```
long unsigned_add  
(unsigned long x, unsigned long y)  
{  
    unsigned long res = x + y;  
    return res;  
}
```

```
#x in %rdx, y in %rax  
addq    %rdx, %rax
```

Some Arithmetic Operations (1 Operand)

- Unary Instructions (one operand)

Format	Computation
incq dest	$\text{Dest} = \text{Dest} + 1$
decq dest	$\text{Dest} = \text{Dest} - 1$
negq dest	$\text{Dest} = -\text{Dest}$
notq dest	$\text{Dest} = \sim\text{Dest}$

Arithmetic Expression Example

```
long arith
(long x, long y, long z)
{
    long t1 = x+y;
    long t2 = z+t1;
    long t3 = x+4;
    long t4 = y * 48;
    long t5 = t3 + t4;
    long rval = t2 * t5;
    return rval;
}
```

arith:

```
leaq    (%rdi,%rsi), %rax
addq    %rdx, %rax
leaq    (%rsi,%rsi,2), %rdx
salq    $4, %rdx
leaq    4(%rdi,%rdx), %rcx
imulq   %rcx, %rax
ret
```

Interesting Instructions

- `leaq`: address computation
- `salq`: shift
- `imulq`: multiplication
 - But, only used once

Arithmetic Expression Example

```
long arith
(long x, long y, long z)
{
    long t1 = x+y;
    long t2 = z+t1;
    long t3 = x+4;
    long t4 = y * 48;
    long t5 = t3 + t4;
    long rval = t2 * t5;
    return rval;
}
```

Arithmetic Expression Example

```
long arith
(long x, long y, long z)
{
    long t1 = x+y;
    long t2 = z+t1;
    long t3 = x+4;
    long t4 = y * 48;
    long t5 = t3 + t4;
    long rval = t2 * t5;
    return rval;
}
```

```
arith:
    leaq    (%rdi,%rsi), %rax    # t1
    addq    %rdx, %rax          # t2
    leaq    (%rsi,%rsi,2), %rdx
    salq    $4, %rdx           # t4
    leaq    4(%rdi,%rdx), %rcx   # t5
    imulq    %rcx, %rax         # rval
    ret
```

Register	Use(s)
%rdi	Argument x
%rsi	Argument y
%rdx	Argument z
%rax	t1, t2, rval
%rdx	t4
%rcx	t5

Today: Compute and Control Instructions

- Move operations (and addressing modes)
- Arithmetic & logical operations
- **Condition Codes**
- Control: Conditional branches (`if... else...`)
- Control: Loops (**`for`**, **`while`**)
- Control: Switch Statements (**`case...`** **`switch...`**)

Condition Codes

```
addq %rax, %rbx
```

Arithmetic instructions implicitly set condition codes (think of it as side effect)

Condition Codes

```
addq %rax, %rbx
```

Arithmetic instructions implicitly set condition codes (think of it as side effect)

CF set if %rax + %rbx generates a carry (i.e., unsigned overflow)

CF set when

yxxxxxxxxxxxxxxxxx . . .

yxxxxxxxxxxxxxxxxx . . .

+

1

zxxxxxxxxxxxxxxxxx . . .

Condition Codes

```
addq %rax, %rbx
```

Arithmetic instructions implicitly set condition codes (think of it as side effect)

CF set if `%rax + %rbx` generates a carry (i.e., unsigned overflow)

ZF set if `%rax + %rbx == 0`

ZF set when

000000000000...000000000000

Condition Codes

```
addq %rax, %rbx
```

Arithmetic instructions implicitly set condition codes (think of it as side effect)

CF set if `%rax + %rbx` generates a carry (i.e., unsigned overflow)

ZF set if `%rax + %rbx == 0`

SF set if `%rax + %rbx < 0`

SF set when

1xxxxxxxxxxxxx...xxxxxxxxxxxxxx

Condition Codes

```
addq %rax, %rbx
```

Arithmetic instructions implicitly set condition codes (think of it as side effect)

CF set if `%rax + %rbx` generates a carry (i.e., unsigned overflow)

ZF set if `%rax + %rbx == 0`

SF set if `%rax + %rbx < 0`

OF set if `%rax + %rbx` overflows when `%rax` and `%rbx` are treated as signed numbers

`%rax > 0, %rbx > 0, and (%rax + %rbx) < 0`, or

`%rax < 0, %rbx < 0, and (%rax + %rbx) >= 0`

Condition Codes

```
addq %rax, %rbx
```

Arithmetic instructions implicitly set condition codes (think of it as side effect)

CF set if `%rax + %rbx` generates a carry (i.e., unsigned overflow)

ZF set if `%rax + %rbx == 0`

SF set if `%rax + %rbx < 0`

OF set if `%rax + %rbx` overflows when `%rax` and `%rbx` are treated as signed numbers

`%rax > 0, %rbx > 0, and (%rax + %rbx) < 0`, or

`%rax < 0, %rbx < 0, and (%rax + %rbx) >= 0`

Bit-level

```
  111
+) 010
-----
 1001
```

Condition Codes

```
addq %rax, %rbx
```

Arithmetic instructions implicitly set condition codes (think of it as side effect)

CF set if `%rax + %rbx` generates a carry (i.e., unsigned overflow)

ZF set if `%rax + %rbx == 0`

SF set if `%rax + %rbx < 0`

OF set if `%rax + %rbx` overflows when `%rax` and `%rbx` are treated as signed numbers

`%rax > 0`, `%rbx > 0`, and `(%rax + %rbx) < 0`, or

`%rax < 0`, `%rbx < 0`, and `(%rax + %rbx) >= 0`

Bit-level

```
  111
+) 010
-----
 1001
```

Signed

```
  -1
+)  2
-----
   1
```

Condition Codes

addq %rax, %rbx

Arithmetic instructions implicitly set condition codes (think of it as side effect)

CF set if %rax + %rbx generates a carry (i.e., unsigned overflow)

ZF set if %rax + %rbx == 0

SF set if %rax + %rbx < 0

OF set if %rax + %rbx overflows when %rax and %rbx are treated as signed numbers

%rax > 0, %rbx > 0, and (%rax + %rbx) < 0, or

%rax < 0, %rbx < 0, and (%rax + %rbx) >= 0)

Bit-level

111
+) 010

1001

Signed

-1
+) 2

1

Unsigned

7
+) 2

9



CF

ZF

SF

OF

Condition Codes

addq %rax, %rbx

Arithmetic instructions implicitly set condition codes (think of it as side effect)

CF set if %rax + %rbx generates a carry (i.e., unsigned overflow)

ZF set if %rax + %rbx == 0

SF set if %rax + %rbx < 0

OF set if %rax + %rbx overflows when %rax and %rbx are treated as signed numbers

%rax > 0, %rbx > 0, and (%rax + %rbx) < 0), or

%rax < 0, %rbx < 0, and (%rax + %rbx) >= 0)

Bit-level

111
+) 010

1001

Signed


-1
+) 2

1

Unsigned

7
+) 2

9



CF

ZF

SF

OF

Condition Codes

addq %rax, %rbx

Arithmetic instructions implicitly set condition codes (think of it as side effect)

CF set if %rax + %rbx generates a carry (i.e., unsigned overflow)

ZF set if %rax + %rbx == 0

SF set if %rax + %rbx < 0

OF set if %rax + %rbx overflows when %rax and %rbx are treated as signed numbers

%rax > 0, %rbx > 0, and (%rax + %rbx) < 0), or

%rax < 0, %rbx < 0, and (%rax + %rbx) >= 0)

Bit-level

111
+) 010

1001

Signed

-1
+) 2

1

Unsigned

7
+) 2

9



CF

ZF

SF

OF

Condition Codes

`addq %rax, %rbx`

Arithmetic instructions implicitly set condition codes (think of it as side effect)

CF set if `%rax + %rbx` generates a carry (i.e., unsigned overflow)

ZF set if `%rax + %rbx == 0`

SF set if `%rax + %rbx < 0`

OF set if `%rax + %rbx` overflows when `%rax` and `%rbx` are treated as signed numbers

`%rax > 0, %rbx > 0, and (%rax + %rbx) < 0`, or

`%rax < 0, %rbx < 0, and (%rax + %rbx) >= 0`

Condition Codes

```
addq %rax, %rbx
```

Arithmetic instructions implicitly set condition codes (think of it as side effect)

CF set if `%rax + %rbx` generates a carry (i.e., unsigned overflow)

ZF set if `%rax + %rbx == 0`

SF set if `%rax + %rbx < 0`

OF set if `%rax + %rbx` overflows when `%rax` and `%rbx` are treated as signed numbers

`%rax > 0`, `%rbx > 0`, and `(%rax + %rbx) < 0`, or

`%rax < 0`, `%rbx < 0`, and `(%rax + %rbx) >= 0`

Bit-level

```
  011
+) 001
---
 100
```

Condition Codes

```
addq %rax, %rbx
```

Arithmetic instructions implicitly set condition codes (think of it as side effect)

CF set if `%rax + %rbx` generates a carry (i.e., unsigned overflow)

ZF set if `%rax + %rbx == 0`

SF set if `%rax + %rbx < 0`

OF set if `%rax + %rbx` overflows when `%rax` and `%rbx` are treated as signed numbers

`%rax > 0`, `%rbx > 0`, and `(%rax + %rbx) < 0`, or

`%rax < 0`, `%rbx < 0`, and `(%rax + %rbx) >= 0`

Bit-level

```
  011
+) 001
-----
  100
```

Signed

```
    3
+)  1
-----
   -4
```

Condition Codes

addq %rax, %rbx

Arithmetic instructions implicitly set condition codes (think of it as side effect)

CF set if %rax + %rbx generates a carry (i.e., unsigned overflow)

ZF set if %rax + %rbx == 0

SF set if %rax + %rbx < 0

OF set if %rax + %rbx overflows when %rax and %rbx are treated as signed numbers

%rax > 0, %rbx > 0, and (%rax + %rbx) < 0, or

%rax < 0, %rbx < 0, and (%rax + %rbx) >= 0

Bit-level

011
+) 001

100

Signed

3
+) 1

-4

Unsigned

3
+) 1

4

0	0	0	0
CF	ZF	SF	OF

Condition Codes

addq %rax, %rbx

Arithmetic instructions implicitly set condition codes (think of it as side effect)

CF set if %rax + %rbx generates a carry (i.e., unsigned overflow)

ZF set if %rax + %rbx == 0

SF set if %rax + %rbx < 0

OF set if %rax + %rbx overflows when %rax and %rbx are treated as signed numbers

%rax > 0, %rbx > 0, and (%rax + %rbx) < 0, or

%rax < 0, %rbx < 0, and (%rax + %rbx) >= 0)

Bit-level

011
+) 001

100

Signed

3
+) 1

-4

Unsigned

3
+) 1

4

0	0	0	0
CF	ZF	SF	OF

Condition Codes

addq %rax, %rbx

Arithmetic instructions implicitly set condition codes (think of it as side effect)

CF set if %rax + %rbx generates a carry (i.e., unsigned overflow)

ZF set if %rax + %rbx == 0

SF set if %rax + %rbx < 0

OF set if %rax + %rbx overflows when %rax and %rbx are treated as signed numbers

%rax > 0, %rbx > 0, and (%rax + %rbx) < 0, or

%rax < 0, %rbx < 0, and (%rax + %rbx) >= 0)

Bit-level

011
+) 001

100

Signed

3
+) 1

-4

Unsigned

3
+) 1

4

0	0	0	1
CF	ZF	SF	OF

Condition Codes

addq %rax, %rbx

Arithmetic instructions implicitly set condition codes (think of it as side effect)

CF set if $\%rax + \%rbx$ generates a carry (i.e., unsigned overflow)

ZF set if $\%rax + \%rbx == 0$

SF set if $\%rax + \%rbx < 0$

OF set if $\%rax + \%rbx$ overflows when $\%rax$ and $\%rbx$ are treated as signed numbers

$\%rax > 0$, $\%rbx > 0$, and $(\%rax + \%rbx) < 0$, or

$\%rax < 0$, $\%rbx < 0$, and $(\%rax + \%rbx) \geq 0$

```
      100
+ )  111
-----
    c011
```

0	0	0	0
CF	ZF	SF	OF

Condition Codes

addq %rax, %rbx

Arithmetic instructions implicitly set condition codes (think of it as side effect)

CF set if %rax + %rbx generates a carry (i.e., unsigned overflow)

ZF set if %rax + %rbx == 0

SF set if %rax + %rbx < 0

OF set if %rax + %rbx overflows when %rax and %rbx are treated as signed numbers

%rax > 0, %rbx > 0, and (%rax + %rbx) < 0, or

%rax < 0, %rbx < 0, and (%rax + %rbx) >= 0)

```
    100
+) 111
---
  c011
```

1	0	0	0
CF	ZF	SF	OF

Condition Codes

addq %rax, %rbx

Arithmetic instructions implicitly set condition codes (think of it as side effect)

CF set if `%rax + %rbx` generates a carry (i.e., unsigned overflow)

ZF set if `%rax + %rbx == 0`

SF set if `%rax + %rbx < 0`

OF set if `%rax + %rbx` overflows when `%rax` and `%rbx` are treated as signed numbers

`%rax > 0, %rbx > 0, and (%rax + %rbx) < 0`, or

`%rax < 0, %rbx < 0, and (%rax + %rbx) >= 0`

```
      100
+ )  111
-----
    c011
```

1	0	0	1
CF	ZF	SF	OF

Compare Instruction

`cmpq a, b`

- Computes $b - a$ (just like **sub**)
- Sets condition codes based on result, but...
- **Does not change b**
- All it does is setting condition codes!

How Should `cmpq` Set Condition Codes?

```
cmpq    %rsi, %rdi
```

```
cmpq 0xFF, 0x80
```

How Should `cmpq` Set Condition Codes?

```
cmpq    %rsi, %rdi
```

```
cmpq 0xFF, 0x80
```

10000000	-128
-) 11111111	-) -1
10000001	-127

How Should `cmpq` Set Condition Codes?

`cmpq %rsi, %rdi`

`cmpq 0xFF, 0x80`

10000000	-128
-) 11111111	-) -1
10000001	-127

ZF Zero Flag (result is zero)

SF Sign Flag (result is negative)

OF Overflow Flag (result overflow)

0	0	0	0
ZF	SF	OF	CF

How Should `cmpq` Set Condition Codes?

`cmpq %rsi, %rdi`

`cmpq 0xFF, 0x80`

10000000	-128
-) 11111111	-) -1
10000001	-127

ZF Zero Flag (result is zero)

SF Sign Flag (result is negative)

OF Overflow Flag (result overflow)

0	1	0	0
ZF	SF	OF	CF

How Should `cmpq` Set Condition Codes?

`cmpq %rsi, %rdi`

`cmpq 0xFF, 0x80`

10000000	-128
-) 11111111	-) -1
10000001	-127

ZF Zero Flag (result is zero)

SF Sign Flag (result is negative)

OF Overflow Flag (result overflow)

0	1	0	1
ZF	SF	OF	CF

How Should `cmpq` Set Condition Codes?

`cmpq %rsi, %rdi`

`cmpq 0xFF, 0x80`

10000000	-128
-) 11111111	-) -1
10000001	-127

ZF Zero Flag (result is zero)

SF Sign Flag (result is negative)

OF Overflow Flag (result overflow)

0	1	0	1
ZF	SF	OF	CF

- How to know if `%rdi = %rsi`?
 - Check ZF

How Should `cmpq` Set Condition Codes?

`cmpq %rsi, %rdi`


`cmpq 0xFF, 0x80`

$$\begin{array}{r} 10000000 \\ -) 11111111 \\ \hline 10000001 \end{array} \qquad \begin{array}{r} -128 \\ -) -1 \\ \hline -127 \end{array}$$

ZF Zero Flag (result is zero)

SF Sign Flag (result is negative)

OF Overflow Flag (result overflow)



- How to know if `%rdi = %rsi`?
 - Check ZF
- How to know if `%rdi < %rsi (signed)`?
 - Check SF ?
 - `%rdi < %rsi` if and only if: `%rdi - %rsi < 0` (is it correct??)
 - `%rdi - %rsi < 0` and the result doesn't overflow, or
 - `%rdi - %rsi > 0` and the result does overflow
 - or simply: **(SF ^ OF)**

How Should `cmpq` Set Condition Codes?

```
cmpq    %rsi, %rdi
```

```
cmpq 0xFF, 0x80
```

- How to know if `%rdi = %rsi`?
 - Check `ZF`
- How to know if `%rdi < %rsi (signed)`?
 - Check `SF` ?
 - `%rdi < %rsi` if and only if: `%rdi - %rsi < 0` (is it correct??)
 - `%rdi - %rsi < 0` and the result doesn't overflow, or
 - `%rdi - %rsi > 0` and the result does overflow
 - or simply: `(SF ^ OF)`

How Should `cmpq` Set Condition Codes?

`cmpq %rsi, %rdi`

`cmpq 0xFF, 0x80`

10000000	-128
-) 01111111	-) 127
00000001	1

- How to know if `%rdi = %rsi`?
 - Check ZF
- How to know if `%rdi < %rsi (signed)`?
 - Check SF ?
 - `%rdi < %rsi` if and only if: `%rdi - %rsi < 0` (is it correct??)
 - `%rdi - %rsi < 0` and the result doesn't overflow, or
 - `%rdi - %rsi > 0` and the result does overflow
 - or simply: $(SF \wedge OF)$

How Should `cmpq` Set Condition Codes?

`cmpq %rsi, %rdi`

`cmpq 0xFF, 0x80`

10000000	-128
-) 01111111	-) 127
00000001	1

ZF Zero Flag (result is zero)

SF Sign Flag (result is negative)

OF Overflow Flag (result overflow)

0	0	0	0
ZF	SF	OF	CF

- How to know if `%rdi = %rsi`?
 - Check ZF
- How to know if `%rdi < %rsi (signed)`?
 - Check SF ?
 - `%rdi < %rsi` if and only if: `%rdi - %rsi < 0` (is it correct??)
 - `%rdi - %rsi < 0` and the result doesn't overflow, or
 - `%rdi - %rsi > 0` and the result does overflow
 - or simply: $(SF \wedge OF)$

How Should `cmpq` Set Condition Codes?

`cmpq %rsi, %rdi`

`cmpq 0xFF, 0x80`

10000000	-128
-) 01111111	-) 127
00000001	1

ZF Zero Flag (result is zero)

SF Sign Flag (result is negative)

OF Overflow Flag (result overflow)

0	0	0	0
ZF	SF	OF	CF

- How to know if `%rdi = %rsi`?
 - Check ZF
- How to know if `%rdi < %rsi (signed)`?
 - Check SF ?
 - `%rdi < %rsi` if and only if: `%rdi - %rsi < 0` (is it correct??)
 - `%rdi - %rsi < 0` and the result doesn't overflow, or
 - `%rdi - %rsi > 0` and the result does overflow
 - or simply: **(SF ^ OF)**

How Should `cmpq` Set Condition Codes?

`cmpq %rsi, %rdi`

`cmpq 0xFF, 0x80`

10000000	-128
-) 01111111	-) 127
00000001	1

ZF Zero Flag (result is zero)

SF Sign Flag (result is negative)

OF Overflow Flag (result overflow)

0	0	0	0
ZF	SF	OF	CF

- How to know if `%rdi = %rsi`?
 - Check ZF
- How to know if `%rdi < %rsi (signed)`?
 - Check SF ?
 - `%rdi < %rsi` if and only if: `%rdi - %rsi < 0` (is it correct??)
 - `%rdi - %rsi < 0` and the result doesn't overflow, or
 - `%rdi - %rsi > 0` and the result does overflow
 - or simply: **(SF ^ OF)**

How Should `cmpq` Set Condition Codes?

`cmpq %rsi, %rdi`

`cmpq 0xFF, 0x80`

10000000	-128
-) 01111111	-) 127
00000001	1

ZF Zero Flag (result is zero)

SF Sign Flag (result is negative)

OF Overflow Flag (result overflow)

0	0	1	0
ZF	SF	OF	CF

- How to know if `%rdi = %rsi`?
 - Check ZF
- How to know if `%rdi < %rsi (signed)`?
 - Check SF ?
 - `%rdi < %rsi` if and only if: `%rdi - %rsi < 0` (is it correct??)
 - `%rdi - %rsi < 0` and the result doesn't overflow, or
 - `%rdi - %rsi > 0` and the result does overflow
 - or simply: **(SF ^ OF)**

Reading Condition Codes

SetX Instructions

- Set low-order byte of destination to 0 or 1 based on combinations of condition codes
- Does not alter remaining 7 bytes

SetX	Condition	Description
sete	ZF	Equal / Zero
setne	$\sim ZF$	Not Equal / Not Zero
sets	SF	Negative
setns	$\sim SF$	Nonnegative
setg	$\sim (SF \wedge OF) \ \& \ \sim ZF$	Greater (Signed)
setge	$\sim (SF \wedge OF)$	Greater or Equal (Signed)
setl	$(SF \wedge OF)$	Less (Signed)
setle	$(SF \wedge OF) \mid ZF$	Less or Equal (Signed)
seta	$\sim CF \ \& \ \sim ZF$	Above (unsigned)
setb	CF	Below (unsigned)

x86-64 Integer Registers

%rax	%al
%rbx	%bl
%rcx	%cl
%rdx	%dl
%rsi	%sil
%rdi	%di
%rsp	%spl
%rbp	%bpl

%r8	%r8b
%r9	%r9b
%r10	%r10b
%r11	%r11b
%r12	%r12b
%r13	%r13b
%r14	%r14b
%r15	%r15b

- SetX argument is always a low byte (%al, %r8b, etc.)

Reading Condition Codes (Cont.)

SetX Instructions:

- Set single byte based on combination of condition codes

One of addressable byte registers

- Does not alter remaining bytes
- Typically use `movzbl` to finish job
 - 32-bit instructions also set upper 32 bits to 0

```
int gt (long x, long y)
{
    return x > y;
}
```

Register	Use(s)
%rdi	Argument x
%rsi	Argument y
%rax	Return value

```
cmpq    %rsi, %rdi    # Compare x:y
setg     %al           # Set when >
movzbl   %al, %eax     # Zero rest of %rax
ret
```

Reading Condition Codes (Cont.)


SetX Instructions:

- Set single byte based on combination of condition codes

One of addressable byte registers

- Does not alter remaining bytes
- Typically use `movzbl` to finish job
 - 32-bit instructions also set upper 32 bits to 0

```
int gt (long x, long y)
{
    return x > y;
}
```



Register	Use(s)
%rdi	Argument x
%rsi	Argument y
%rax	Return value

```
cmpq    %rsi, %rdi    # Compare x:y
setg     %al           # Set when >
movzbl  %al, %eax      # Zero rest of %rax
ret
```