
CSC 252/452: Computer Organization Fall 2024: Lecture 16


Instructor: Yanan Guo

Department of Computer Science University of Rochester


Announcements


- Mid-term grades released. Solution on the website.
- Talk to a TA if you have doubts. Make an appointment if you can't make any TA office hours.
- Come to my office hour if TAs cannot solve your problems.






З







Data in address b is needed




Data in address b is needed

Address b is in cache: Hit!











Data in address b is needed

Address b is not in cache: Miss!











Cache




| Memory | | |
|--------|--|--|
| 0000 | | |
| 0001 | | |
| 0010 | | |
| 0011 | | |
| 0100 | | |
| 0101 | | |
| 0110 | | |
| 0111 | | |
| 1000 | | |
| 1001 | | |
| 1010 | | |
| 1011 | | |
| 1100 | | |
| 1101 | | |
| 1110 | | |
| 1111 | | |

- 16 memory locations
- 4 cache locations


Cache






- 16 memory locations
- 4 cache locations
 - Also called cache-line


Cache






- 16 memory locations
- 4 cache locations
 - Also called cache-line
 - Every location has a valid bit, indicating whether that location contains valid data; 0 initially.


Cache






- 16 memory locations
- 4 cache locations
 - Also called cache-line
 - Every location has a valid bit, indicating whether that location contains valid data; 0 initially.
- For now, assume cache location size
 == memory location size == 1 B


Cache






- 16 memory locations
- 4 cache locations
 - Also called cache-line
 - Every location has a valid bit, indicating whether that location contains valid data; 0 initially.
- For now, assume cache location size
 == memory location size == 1 B
- Cache is smaller than memory (obviously)

Cache






- 16 memory locations
- 4 cache locations
 - Also called cache-line
 - Every location has a valid bit, indicating whether that location contains valid data; 0 initially.
- For now, assume cache location size
 == memory location size == 1 B
- Cache is smaller than memory (obviously)
 - Thus, not all memory locations can be cached at the same time

Cache Placement

Cache


| 00 | |
|----|--|
| 01 | |
| 10 | |
| 11 | |


Memory



• Given a memory addr, say 0x0001, we want to put the data there into the cache; where does the data go?


Cache





- Every memory location can be mapped to any cache line in the cache.
- Given a request to address A from CPU, detecting cache hit/miss requires:
 - Comparing address A with all four tags in the cache (a.k.a., associative search)
- Can we reduce the overhead:
 - of storing tags
 - of comparison

Cache




| | internet y |
|------|------------|
| 0000 | |
| 0001 | |
| 0010 | |
| 0011 | |
| 0100 | |
| 0101 | |
| 0110 | 0xAA |
| 0111 | |
| 1000 | 0xBB |
| 1001 | |
| 1010 | |
| 1011 | 0xCC |
| 1100 | 0xDD |
| 1101 | |
| 1110 | |

1111

- Every memory location can be mapped to any cache line in the cache.
- Given a request to address A from CPU, detecting cache hit/miss requires:
 - Comparing address A with all four tags in the cache (a.k.a., associative search)
- Can we reduce the overhead:
 - of storing tags
 - of comparison

Cache




| | wemory |
|------|--------|
| 0000 | |
| 0001 | |
| 0010 | |
| 0011 | |
| 0100 | |
| 0101 | |
| 0110 | 0xAA |
| 0111 | |
| 1000 | 0xBB |
| 1001 | |
| 1010 | |
| 1011 | 0xCC |
| 1100 | 0xDD |
| 1101 | |
| 1110 | |
| 1111 | |

Mamony

- Every memory location can be mapped to any cache line in the cache.
- Given a request to address A from CPU, detecting cache hit/miss requires:
 - Comparing address A with all four tags in the cache (a.k.a., associative search)
- Can we reduce the overhead:
 - of storing tags
 - of comparison

Cache



| Memory | | |
|--------|------|--|
| 0000 | | |
| 0001 | | |
| 0010 | | |
| 0011 | | |
| 0100 | | |
| 0101 | | |
| 0110 | 0xAA | |
| 0111 | | |
| 1000 | 0xBB | |
| 1001 | | |
| 1010 | | |
| 1011 | 0xCC | |
| 1100 | 0xDD | |
| 1101 | | |
| 1110 | | |
| 1111 | | |


- Every memory location can be mapped to any cache line in the cache.
- Given a request to address A from CPU, detecting cache hit/miss requires:
 - Comparing address A with all four tags in the cache (a.k.a., associative search)
- Can we reduce the overhead:
 - of storing tags
 - of comparison


A Few Terminologies

- A cache line: content + valid bit + tag bits
 - Valid bit + tag bits are "overhead"
 - Content is what you really want to store
 - But we need valid and tag bits to correctly access the cache

| 0000 | |
|------|------|
| 0001 | |
| 0010 | |
| 0011 | |
| 0100 | |
| 0101 | |
| 0110 | |
| 0111 | |
| 1000 | 0xEF |
| 1001 | 0xAC |
| 1010 | 0x06 |
| 1011 | |
| 1100 | |
| 1101 | 0x70 |
| 1110 | |
| 1111 | |


Cache






- One address can only be mapped to one cache line
- CA = ADDR[1],ADDR[0]


Cache






- One address can only be mapped to one cache line
- CA = ADDR[1],ADDR[0]
- Always use the lower order address bits


Cache






- One address can only be mapped to one cache line
- CA = ADDR[1],ADDR[0]
- Always use the lower order address bits


Cache






- One address can only be mapped to one cache line
- CA = ADDR[1],ADDR[0]
- Always use the lower order address bits
- Multiple addresses can be mapped to the same location

Cache






• Direct-Mapped Cache


- One address can only be mapped to one cache line
- CA = ADDR[1],ADDR[0]
- Always use the lower order address bits

Multiple addresses can be mapped to the same location

• E.g., 0010 and 1010


Cache






- One address can only be mapped to one cache line
- CA = ADDR[1],ADDR[0]
- Always use the lower order address bits
- Multiple addresses can be mapped to the same location
 - E.g., 0010 and 1010
- How do we differentiate between different memory locations that are mapped to the same cache location?


Cache






- One address can only be mapped to one cache line
- CA = ADDR[1],ADDR[0]
- Always use the lower order address bits
- Multiple addresses can be mapped to the same location
 - E.g., 0010 and 1010
- How do we differentiate between different memory locations that are mapped to the same cache location?
 - Add a tag field for that purpose


Cache






- One address can only be mapped to one cache line
- CA = ADDR[1],ADDR[0]
- Always use the lower order address bits
- Multiple addresses can be mapped to the same location
 - E.g., 0010 and 1010
- How do we differentiate between different memory locations that are mapped to the same cache location?
 - Add a tag field for that purpose
 - What should the tag field be?

Cache






- One address can only be mapped to one cache line
- CA = ADDR[1],ADDR[0]
- Always use the lower order address bits
- Multiple addresses can be mapped to the same location
 - E.g., 0010 and 1010
- How do we differentiate between different memory locations that are mapped to the same cache location?
 - Add a tag field for that purpose
 - What should the tag field be?
 - ADDR[3] and ADDR[2] in this particular example


Cache


| 00 | addr [3:2] | | | |
|---------------|------------|--|--|--|
| 01 | addr [3:2] | | | |
| 10 | addr [3:2] | | | |
| 11 | addr [3:2] | | | |
| | | | | |
| | | | | |
| (addr[1:0]) | | | | |
| | | | | |
| Mem addr | | | | |



- One address can only be mapped to one cache line
- CA = ADDR[1],ADDR[0]
- Always use the lower order address bits
- Multiple addresses can be mapped to the same location
 - E.g., 0010 and 1010
- How do we differentiate between different memory locations that are mapped to the same cache location?
 - Add a tag field for that purpose
 - What should the tag field be?
 - ADDR[3] and ADDR[2] in this particular example

Cache






nory • Direct

- Direct-Mapped Cache
 - One address can only be mapped to one cache line
 - CA = ADDR[1],ADDR[0]
 - Always use the lower order address bits
- Multiple addresses can be mapped to the same location
 - E.g., 0010 and 1010
- How do we differentiate between different memory locations that are mapped to the same cache location?
 - Add a tag field for that purpose
 - What should the tag field be?
 - ADDR[3] and ADDR[2] in this particular example


Cache 0000 0001 Tag 0010 0011 0100 00 addr [3:2] 0101 01 addr [3:2] 0110 10 addr [3:2] 0111 11 addr [3:2] 1000 1001 1010 1011 1100 1101 Hit? addr[1:0] 1110 1111 Mem addr addr[3:2] CPU


- Direct-Mapped Cache
 - One address can only be mapped to one cache line
 - CA = ADDR[1],ADDR[0]
 - Always use the lower order address bits
- Multiple addresses can be mapped to the same location
 - E.g., 0010 and 1010
- How do we differentiate between different memory locations that are mapped to the same cache location?
 - Add a tag field for that purpose
 - What should the tag field be?
 - ADDR[3] and ADDR[2] in this particular example

Cache Tag 00 addr [3:2] 01 addr [3:2] 10 addr [3:2] 11 addr [3:2] Hit? =addr[1:0] 1111 Mem addr addr[3:2] CPU




• Limitation: each memory location can be mapped to only one cache location.






- Limitation: each memory location can be mapped to only one cache location.
- This leads to a lot of conflicts.






- Limitation: each memory location can be mapped to only one cache location.
- This leads to a lot of conflicts.
- How do we improve this?




- Limitation: each memory location can be mapped to only one cache location.
- This leads to a lot of conflicts.
- How do we improve this?
- Can each memory location have the flexibility to be mapped to different cache locations?




Cache

| | ivicition y |
|------|-------------|
| 0000 | |
| 0001 | |
| 0010 | |
| 0011 | |
| 0100 | |
| 0101 | |
| 0110 | |
| 0111 | |
| 1000 | |
| 1001 | |
| 1010 | |
| 1011 | |
| 1100 | |
| 1101 | |
| 1110 | |
| 1111 | |




| 0000 | |
|------|--|
| 0001 | |
| 0010 | |
| 0011 | |
| 0100 | |
| 0101 | |
| 0110 | |
| 0111 | |
| 1000 | |
| 1001 | |
| 1010 | |
| 1011 | |
| 1100 | |
| 1101 | |
| 1110 | |
| 1111 | |
| | |



2-Way Set Associative Cache

- 4 cache lines are organized into two sets; each set has 2 cache lines (i.e., 2 ways)
- Lowest bit is used for cache index
 - Even address go to first set and odd addresses go to the second set
- Each address can be mapped to either cache line in the same set
 - Tag now stores the higher 3 bits instead of the entire address


| 0000 | |
|------|--|
| 0001 | |
| 0010 | |
| 0011 | |
| 0100 | |
| 0101 | |
| 0110 | |
| 0111 | |
| 1000 | |
| 1001 | |
| 1010 | |
| 1011 | |
| 1100 | |
| 1101 | |
| 1110 | |
| 1111 | |
| | |



Memory


| 0000 | |
|------|--|
| 0001 | |
| 0010 | |
| 0011 | |
| 0100 | |
| 0101 | |
| 0110 | |
| 0111 | |
| 1000 | |
| 1001 | |
| 1010 | |
| 1011 | |
| 1100 | |
| 1101 | |
| 1110 | |
| 1111 | |

• Given a request to address, say 101<u>1</u>, from the CPU, detecting cache hit/miss requires:




| 0000 | |
|------|--|
| 0001 | |
| 0010 | |
| 0011 | |
| 0100 | |
| 0101 | |
| 0110 | |
| 0111 | |
| 1000 | |
| 1001 | |
| 1010 | |
| 1011 | |
| 1100 | |
| 1101 | |
| 1110 | |
| 1111 | |


- Given a request to address, say 101<u>1</u>, from the CPU, detecting cache hit/miss requires:
 - Using the LSB to index into the cache and find the corresponding set, in this case set 1



| 0000 | |
|------|--|
| 0001 | |
| 0010 | |
| 0011 | |
| 0100 | |
| 0101 | |
| 0110 | |
| 0111 | |
| 1000 | |
| 1001 | |
| 1010 | |
| 1011 | |
| 1100 | |
| 1101 | |
| 1110 | |
| 1111 | |

- Given a request to address, say 101<u>1</u>, from the CPU, detecting cache hit/miss requires:
 - Using the LSB to index into the cache and find the corresponding set, in this case set 1
 - Then do an associative search in that set, i.e., compare the highest 3 bits 101 with both tags in set 1





- Given a request to address, say 101<u>1</u>, from the CPU, detecting cache hit/miss requires:
 - Using the LSB to index into the cache and find the corresponding set, in this case set 1
 - Then do an associative search in that set, i.e., compare the highest 3 bits 101 with both tags in set 1
 - Only two comparisons required

Direct-Mapped (1-way Associative) Cache

Cache

Content Valid? Tag 00 0xEF 10 01 0xAC 10 10 0x06 10 11




- 4 cache lines are organized into four sets
- Each memory localization can only be mapped to one set
 - Using the 2 LSBs to find the set
 - Tag now stores the higher 2 bits


| 00 <u>00</u> | |
|--------------|------|
| 00 <u>01</u> | |
| 00 <u>10</u> | |
| 00 <u>11</u> | |
| 01 <u>00</u> | |
| 01 <u>01</u> | |
| 01 <u>10</u> | |
| 01 <u>11</u> | |
| 10 <u>00</u> | 0xEF |
| 10 <u>01</u> | 0xAC |
| 10 <u>10</u> | 0x06 |
| 10 <u>11</u> | |
| 11 <u>00</u> | |
| 11 <u>01</u> | 0x70 |
| 11 <u>10</u> | |
| 11 <u>11</u> | |

- Direct-Mapped cache
 - Generally lower hit rate
 - Simpler, Faster

- Direct-Mapped cache
 - Generally lower hit rate
 - Simpler, Faster




- Direct-Mapped cache
 - Generally lower hit rate
 - Simpler, Faster
- Set Associative cache
 - Generally higher hit rate. Better utilization of cache resources
 - Slower and higher power consumption. Why?




| 0 | а | 1 | 101 | С | 1 | 100 |
|---|---|---|-----|---|---|-----|
| 1 | b | 1 | 101 | d | 1 | 100 |


- Direct-Mapped cache
 - Generally lower hit rate
 - Simpler, Faster
- Set Associative cache
 - Generally higher hit rate. Better utilization of cache resources
 - Slower and higher power consumption. Why?




- Direct-Mapped cache
 - Generally lower hit rate
 - Simpler, Faster
- Set Associative cache
 - Generally higher hit rate. Better utilization of cache resources
 - Slower and higher power consumption. Why?



- Direct-Mapped cache
 - Generally lower hit rate
 - Simpler, Faster
- Set Associative cache
 - Generally higher hit rate. Better utilization of cache resources
 - Slower and higher power consumption. Why?





Miss rate versus cache size on the Integer portion of SPEC CPU2000

Cache Organization

- Finding a name in a roster
- If the roster is completely unorganized
 - Need to compare the name with all the names in the roster
 - Same as a fully-associative cache
- If the roster is ordered by last name, and within the same last name different first names are unordered
 - First find the last name group
 - Then compare the first name with all the first names in the same group
 - Same as a set-associative cache

Cache Access Summary (So far...)


- Assuming *b* bits in a memory address
- The *b* bits are split into two halves:
 - Lower s bits used as index to find a set. Total sets $S = 2^s$
 - The higher (b s) bits are used for the tag
- Associativity n (i.e., the number of ways in a cache set) is independent of the the split between index and tag



Locality again


- So far: temporal locality
- What about spatial?
- Idea: Each cache location (cache line) store multiple bytes

Cache




| | • |
|------|---|
| 0000 | |
| 0001 | |
| 0010 | |
| 0011 | |
| 0100 | |
| 0101 | |
| 0110 | |
| 0111 | |
| 1000 | а |
| 1001 | b |
| 1010 | С |
| 1011 | d |
| 1100 | |
| 1101 | |
| 1110 | |
| 1111 | |

Cache



| | - |
|------|---|
| 0000 | |
| 0001 | |
| 0010 | |
| 0011 | |
| 0100 | |
| 0101 | |
| 0110 | |
| 0111 | |
| 1000 | а |
| 1001 | b |
| 1010 | С |
| 1011 | d |
| 1100 | |
| 1101 | |
| 1110 | |
| 1111 | |
| | |

Cache




| 0000 | |
|------|---|
| 0001 | |
| 0010 | |
| 0011 | |
| 0100 | |
| 0101 | |
| 0110 | |
| 0111 | |
| 1000 | а |
| 1001 | b |
| 1010 | С |
| 1011 | d |
| 1100 | |
| 1101 | |
| 1110 | |
| 1111 | |

Memory

• Read 1000


Cache



| | Merriory |
|------|----------|
| 0000 | |
| 0001 | |
| 0010 | |
| 0011 | |
| 0100 | |
| 0101 | |
| 0110 | |
| 0111 | |
| 1000 | а |
| 1001 | b |
| 1010 | С |
| 1011 | d |
| 1100 | |
| 1101 | |
| 1110 | |
| 1111 | |

- Read 1000
- Read 1001 (Hit!)


Cache



| | wemory |
|------|--------|
| 0000 | |
| 0001 | |
| 0010 | |
| 0011 | |
| 0100 | |
| 0101 | |
| 0110 | |
| 0111 | |
| 1000 | а |
| 1001 | b |
| 1010 | С |
| 1011 | d |
| 1100 | |
| 1101 | |
| 1110 | |
| 1111 | |

- Read 1000
- Read 1001 (Hit!)
- Read 1010


Cache



| iviemory | |
|----------|---|
| 0000 | |
| 0001 | |
| 0010 | |
| 0011 | |
| 0100 | |
| 0101 | |
| 0110 | |
| 0111 | |
| 1000 | а |
| 1001 | b |
| 1010 | С |
| 1011 | d |
| 1100 | |
| 1101 | |
| 1110 | |
| 1111 | |

- Read 1000
- Read 1001 (Hit!)
- Read 1010
- Read 1011 (Hit!)


Cache



| | wennory |
|------|---------|
| 0000 | |
| 0001 | |
| 0010 | |
| 0011 | |
| 0100 | |
| 0101 | |
| 0110 | |
| 0111 | |
| 1000 | а |
| 1001 | b |
| 1010 | С |
| 1011 | d |
| 1100 | |
| 1101 | |
| 1110 | |
| 1111 | |

- Read 1000
- Read 1001 (Hit!)
- Read 1010
- Read 1011 (Hit!)
- How to access the cache now?


Cache



| | Memory |
|---------------|--------|
| 0 <u>00</u> 0 | |
| 0 <u>00</u> 1 | |
| 0 <u>01</u> 0 | |
| 0 <u>01</u> 1 | |
| 0 <u>10</u> 0 | |
| 0 <u>10</u> 1 | |
| 0 <u>11</u> 0 | |
| 0 <u>11</u> 1 | |
| 1 <u>00</u> 0 | а |
| 1 <u>00</u> 1 | b |
| 1 <u>01</u> 0 | С |
| 1 <u>01</u> 1 | d |
| 1 <u>10</u> 0 | |
| 1 <u>10</u> 1 | |
| 1 <u>11</u> 0 | |
| 1 <u>11</u> 1 | |

- Read 1000
- Read 1001 (Hit!)
- Read 1010
- Read 1011 (Hit!)


Cache



| | wemory |
|---------------|--------|
| 0 <u>00</u> 0 | |
| 0 <u>00</u> 1 | |
| 0 <u>01</u> 0 | |
| 0 <u>01</u> 1 | |
| 0 <u>10</u> 0 | |
| 0 <u>10</u> 1 | |
| 0 <u>11</u> 0 | |
| 0 <u>11</u> 1 | |
| 1 <u>00</u> 0 | а |
| 1 <u>00</u> 1 | b |
| 1 <u>01</u> 0 | С |
| 1 <u>01</u> 1 | d |
| 1 <u>10</u> 0 | |
| 1 <u>10</u> 1 | |
| 1 <u>11</u> 0 | |
| 1 <u>11</u> 1 | |

- Read 1000
- Read 1001 (Hit!)
- Read 1010
- Read 1011 (Hit!)

Cache



Memory

| 0 <u>00</u> 0 | |
|---------------|---|
| 0 <u>00</u> 1 | |
| 0 <u>01</u> 0 | |
| 0 <u>01</u> 1 | |
| 0 <u>10</u> 0 | |
| 0 <u>10</u> 1 | |
| 0 <u>11</u> 0 | |
| 0 <u>11</u> 1 | |
| 1 <u>00</u> 0 | а |
| 1 <u>00</u> 1 | b |
| 1 <u>01</u> 0 | С |
| 1 <u>01</u> 1 | d |
| 1 <u>10</u> 0 | |
| 1 <u>10</u> 1 | |
| 1 <u>11</u> 0 | |
| 1 <u>11</u> 1 | |

• Read 1000

- Read 1001 (Hit!)
- Read 1010
- Read 1011 (Hit!)

Cache Access Summary

- Assuming b bits in a memory address
- The *b* bits are split into three fields:
 - Lower / bits are used for byte offset within a cache line. Cache line size $L = 2^{1}$
 - Next s bits used as index to find a set. Total sets $S = 2^s$
 - The higher (*b l s*) bits are used for the tag
- Associativity *n* is independent of the the split between index and tag



Handling Reads

• Read miss: Put into cache

- Read miss: Put into cache
 - Any reason not to put into cache?

- Read miss: Put into cache
 - Any reason not to put into cache?
 - What to replace? Depends on the replacement policy. More on this later.

- Read miss: Put into cache
 - Any reason not to put into cache?
 - What to replace? Depends on the replacement policy. More on this later.
- Read hit: Nothing special. Enjoy the hit!

- Intricacy: data value is modified!
- Implication: value in cache will be different from that in memory!
- When do we write the modified data in a cache to the next level?
 - Write through: At the time the write happens

- Intricacy: data value is modified!
- Implication: value in cache will be different from that in memory!
- When do we write the modified data in a cache to the next level?
 - Write through: At the time the write happens
 - Write back: When the cache line is evicted

- Intricacy: data value is modified!
- Implication: value in cache will be different from that in memory!
- When do we write the modified data in a cache to the next level?
 - Write through: At the time the write happens
 - Write back: When the cache line is evicted
- Write-back
 - + Can consolidate multiple writes to the same block before eviction. Potentially saves bandwidth between cache and memory + saves energy
 - - Need a bit in the tag store indicating the block is "dirty/modified"

- Intricacy: data value is modified!
- Implication: value in cache will be different from that in memory!
- When do we write the modified data in a cache to the next level?
 - Write through: At the time the write happens
 - Write back: When the cache line is evicted
- Write-back
 - + Can consolidate multiple writes to the same block before eviction. Potentially saves bandwidth between cache and memory + saves energy
 - - Need a bit in the tag store indicating the block is "dirty/modified"

- Intricacy: data value is modified!
- Implication: value in cache will be different from that in memory!
- When do we write the modified data in a cache to the next level?
 - Write through: At the time the write happens
 - Write back: When the cache line is evicted
- Write-back
 - + Can consolidate multiple writes to the same block before eviction. Potentially saves bandwidth between cache and memory + saves energy
 - - Need a bit in the tag store indicating the block is "dirty/modified"
- Write-through

- Intricacy: data value is modified!
- Implication: value in cache will be different from that in memory!
- When do we write the modified data in a cache to the next level?
 - Write through: At the time the write happens
 - Write back: When the cache line is evicted
- Write-back
 - + Can consolidate multiple writes to the same block before eviction. Potentially saves bandwidth between cache and memory + saves energy
 - - Need a bit in the tag store indicating the block is "dirty/modified"
- Write-through
 - + Simpler

- Intricacy: data value is modified!
- Implication: value in cache will be different from that in memory!
- When do we write the modified data in a cache to the next level?
 - Write through: At the time the write happens
 - Write back: When the cache line is evicted
- Write-back
 - + Can consolidate multiple writes to the same block before eviction. Potentially saves bandwidth between cache and memory + saves energy
 - - Need a bit in the tag store indicating the block is "dirty/modified"
- Write-through
 - + Simpler
 - + Memory is up to date

- Intricacy: data value is modified!
- Implication: value in cache will be different from that in memory!
- When do we write the modified data in a cache to the next level?
 - Write through: At the time the write happens
 - Write back: When the cache line is evicted
- Write-back
 - + Can consolidate multiple writes to the same block before eviction. Potentially saves bandwidth between cache and memory + saves energy
 - - Need a bit in the tag store indicating the block is "dirty/modified"
- Write-through
 - + Simpler
 - + Memory is up to date
 - - More bandwidth intensive; no coalescing of writes

- Do we allocate a cache line on a write miss?
 - Write-allocate: Allocate on write miss
 - Non-Write-Allocate: No-allocate on write miss
- Allocate on write miss

- Do we allocate a cache line on a write miss?
 - Write-allocate: Allocate on write miss
 - Non-Write-Allocate: No-allocate on write miss
- Allocate on write miss
 - + Can consolidate writes instead of writing each of them individually to memory

- Do we allocate a cache line on a write miss?
 - Write-allocate: Allocate on write miss
 - Non-Write-Allocate: No-allocate on write miss
- Allocate on write miss
 - + Can consolidate writes instead of writing each of them individually to memory
 - + Simpler because write misses can be treated the same way as read misses

- Do we allocate a cache line on a write miss?
 - Write-allocate: Allocate on write miss
 - Non-Write-Allocate: No-allocate on write miss
- Allocate on write miss
 - + Can consolidate writes instead of writing each of them individually to memory
 - + Simpler because write misses can be treated the same way as read misses
- Non-allocate
 - + Conserves cache space if locality of writes is low (potentially better cache hit rate)

• Separate or Unified?

- Separate or Unified?
- Unified:


- Separate or Unified?
- Unified:
 - + Dynamic sharing of cache space: no overprovisioning that might happen with static partitioning (i.e., split Inst and Data caches)

- Separate or Unified?
- Unified:
 - + Dynamic sharing of cache space: no overprovisioning that might happen with static partitioning (i.e., split Inst and Data caches)
 - Instructions and data can thrash each other (i.e., no guaranteed space for either)

- Separate or Unified?
- Unified:
 - + Dynamic sharing of cache space: no overprovisioning that might happen with static partitioning (i.e., split Inst and Data caches)
 - Instructions and data can thrash each other (i.e., no guaranteed space for either)
 - Inst and Data are accessed in different places in the pipeline.
 Where do we place the unified cache for fast access?


- Separate or Unified?
- Unified:
 - + Dynamic sharing of cache space: no overprovisioning that might happen with static partitioning (i.e., split Inst and Data caches)
 - Instructions and data can thrash each other (i.e., no guaranteed space for either)
 - Inst and Data are accessed in different places in the pipeline.
 Where do we place the unified cache for fast access?
- First level caches are almost always split
 - Mainly for the last reason above
- Second and higher levels are almost always unified

General Rule: Bigger == Slower




- How big should the cache be?
 - Too small and too much memory traffic
 - Too large and cache slows down execution (high latency)

General Rule: Bigger == Slower



- How big should the cache be?
 - Too small and too much memory traffic
 - Too large and cache slows down execution (high latency)
- Make multiple levels of cache
 - Small L1 backed up by larger L2
 - Today's processors typically have 3 cache levels

A Real Intel Processor



• Which cache line should be replaced?

- Which cache line should be replaced?
 - Direct mapped? Only one place!

- Which cache line should be replaced?
 - Direct mapped? Only one place!
 - Associative caches? Multiple places!

- Which cache line should be replaced?
 - Direct mapped? Only one place!
 - Associative caches? Multiple places!
- For associative cache:

- Which cache line should be replaced?
 - Direct mapped? Only one place!
 - Associative caches? Multiple places!
- For associative cache:
 - Any invalid cache line first

- Which cache line should be replaced?
 - Direct mapped? Only one place!
 - Associative caches? Multiple places!
- For associative cache:
 - Any invalid cache line first
 - If all are valid, consult the replacement policy


- Which cache line should be replaced?
 - Direct mapped? Only one place!
 - Associative caches? Multiple places!
- For associative cache:
 - Any invalid cache line first
 - If all are valid, consult the replacement policy
 - Randomly pick one???

- Which cache line should be replaced?
 - Direct mapped? Only one place!
 - Associative caches? Multiple places!
- For associative cache:
 - Any invalid cache line first
 - If all are valid, consult the replacement policy
 - Randomly pick one???
 - Ideally: Replace the cache line that's least likely going to be used again

- Which cache line should be replaced?
 - Direct mapped? Only one place!
 - Associative caches? Multiple places!
- For associative cache:
 - Any invalid cache line first
 - If all are valid, consult the replacement policy
 - Randomly pick one???
 - Ideally: Replace the cache line that's least likely going to be used again
 - Approximation: Least recently used (LRU)


Implementing LRU

- Idea: Evict the least recently accessed block
- Challenge: Need to keep track of access ordering of blocks
- Question: 2-way set associative cache:
 - What do you need to implement LRU perfectly? One bit?



Implementing LRU


- Idea: Evict the least recently accessed block
- Challenge: Need to keep track of access ordering of blocks
- Question: 2-way set associative cache:
 - What do you need to implement LRU perfectly? One bit?




Address stream:

- Hit on 0
- Hit on 1
- Miss, evict 0

- Idea: Evict the least recently accessed block
- Challenge: Need to keep track of access ordering of blocks
- Question: 2-way set associative cache:
 - What do you need to implement LRU perfectly? One bit?



- Idea: Evict the least recently accessed block
- Challenge: Need to keep track of access ordering of blocks
- Question: 2-way set associative cache:
 - What do you need to implement LRU perfectly? One bit?



- Idea: Evict the least recently accessed block
- Challenge: Need to keep track of access ordering of blocks
- Question: 2-way set associative cache:
 - What do you need to implement LRU perfectly? One bit?



- Hit on 0
- Hit on 1
- Miss, evict 0

- Idea: Evict the least recently accessed block
- Challenge: Need to keep track of access ordering of blocks
- Question: 2-way set associative cache:
 - What do you need to implement LRU perfectly? One bit?



- Hit on 0
- Hit on 1
- Miss, evict 0

• Question: 4-way set associative cache:




- Hit on 0
- Hit on 2
- Hit on 3
- Miss, evict 1

- Question: 4-way set associative cache:
 - What do you need to implement LRU perfectly? Will the same mechanism work?




- Hit on 0
- Hit on 2
- Hit on 3
- Miss, evict 1

- Question: 4-way set associative cache:
 - What do you need to implement LRU perfectly? Will the same mechanism work?




- Hit on 0
- Hit on 2
- Hit on 3
- Miss, evict 1

- Question: 4-way set associative cache:
 - What do you need to implement LRU perfectly? Will the same mechanism work?




- Hit on 0
- Hit on 2
- Hit on 3
- Miss, evict 1

- Question: 4-way set associative cache:
 - What do you need to implement LRU perfectly? Will the same mechanism work?




- Hit on 0
- Hit on 2
- Hit on 3
- Miss, evict 1

- Question: 4-way set associative cache:
 - What do you need to implement LRU perfectly? Will the same mechanism work?




- Hit on 0
- Hit on 2
- Hit on 3
- Miss, evict 1

- Question: 4-way set associative cache:
 - What do you need to implement LRU perfectly? Will the same mechanism work?




- Hit on 0
- Hit on 2
- Hit on 3
- Miss, evict 1

- Question: 4-way set associative cache:
 - What do you need to implement LRU perfectly? Will the same mechanism work?
 - Essentially have to track the ordering of all cache lines




- Hit on 0
- Hit on 2
- Hit on 3
- Miss, evict 1

- Question: 4-way set associative cache:
 - What do you need to implement LRU perfectly? Will the same mechanism work?
 - Essentially have to track the ordering of all cache lines
 - What are the hardware structures needed?




- Hit on 0
- Hit on 2
- Hit on 3
- Miss, evict 1

- Question: 4-way set associative cache:
 - What do you need to implement LRU perfectly? Will the same mechanism work?
 - Essentially have to track the ordering of all cache lines
 - What are the hardware structures needed?
 - In reality, true LRU is never implemented. Too complex.



- Hit on 0
- Hit on 2
- Hit on 3
- Miss, evict 1

- Question: 4-way set associative cache:
 - What do you need to implement LRU perfectly? Will the same mechanism work?
 - Essentially have to track the ordering of all cache lines
 - What are the hardware structures needed?
 - In reality, true LRU is never implemented. Too complex.
 - "Pseudo-LRU" is usually used in real processors.



- Hit on 0
- Hit on 2
- Hit on 3
- Miss, evict 1