Multicore Resource Management

Kai Shen

Multicore Architecture
- Last-level cache becomes a significant part of the chip
  - Multicore: add another processor core on the chip (sharing a single last-level cache)
    - Low cost (manufacturing, power)
- Additional benefit: faster processor-to-processor sharing
- Resource sharing?

Contension on Shared Resources
- Shared resources: cache space, memory bandwidth
- Problem due to resource contention:
  - An example: one streaming application and another that significantly reuses a working set
  - Performance/efficiency
  - Detail of service attacks
- Fairness on multiprogrammed machine, in cloud computing
  - What does it mean to be fair?
    - Equal resource usage or equal slowdown factor

An Example Resource Allocation
Cache space partitioning to achieve equal slowdown factor
### Cache Management Policy

- How to decide how much cache space given to each application?
- Challenge is how to estimate performance with given space allocation to an application \( \Rightarrow \text{Miss-ratio curve} \)

<table>
<thead>
<tr>
<th>Cache space</th>
<th>Miss ratio</th>
</tr>
</thead>
<tbody>
<tr>
<td>( x )</td>
<td>( y )</td>
</tr>
</tbody>
</table>

- How to acquire the miss ratio curve?
- In practice, cache management without miss ratio curve.

### Cache Management Mechanism

- How to enforce a cache space allocation between co-running applications?
- **Page coloring**
  - Static cache/mem mapping
  - Allocate app to certain memory pages according to cache allocation

### Challenges for Page Coloring

- Expensive allocation adjustment in a dynamic system
  - Changing a page color means copying the page – 3 microsecs
  - When does allocation need to be adjusted?

- Artificial memory pressure
  - Coloring scheme restricts memory usage \( \Rightarrow \) may force one application out of memory while another has ton of free pages

### Hot Page Coloring

- [Zhang et al., EuroSys 2009]

- Hot pages – frequently accessed memory pages
- Limit page coloring to a small number of hot pages
  - Less adjustment cost; little constraint on memory allocation
  - Substantially achieve the goal of cache space management

- How to identify hot pages online?
  - Periodically check page access bits
Indirect Resource Allocation

- Allocate resources indirectly by adjusting application running speed
  - Slow down an application if it is too aggressive in using resources
  - How to do that?
- CPU quantum adjustment [Fedorova et al., PACT 2007]
  - Shorten an application’s CPU quantum if it uses too much resources

Execution Throttling

- CPU quantum adjustment is too coarse-grained ⇒ unstable performance
- Fine-grained CPU execution throttling
  - CPU frequency adjustment [2.0/2.33/2.66/3.0 Ghz] (accompanying voltage adjustment to save power consumption)
  - Duty-cycle modulation [1, 2, ..., 8]
  - Disable certain hardware cache prefetchers [sequential, strided, ...]
- Per-core configurable?

Multicore Resource Management Using Execution Throttling

- [Zhang et al., USENIX 2009]
  - Using duty-cycle modulation and prefetcher adjustment
- Very simple implementation
  - Dozens of lines of code in Linux
- Low cost configuration
  - Read/write special-purpose processor registers
  - 0.2 microsec for duty-cycle adjustment; 0.8 microsec for prefetcher adjustment
  - Compared to 3 microsecs per page copying in page coloring
- Remaining problem:
  - Too many configuration options to choose from

Contention Reduction Through Scheduling

- So far assume the given group of co-running applications, but scheduling can adjust the co-running group
- What kinds of applications should be put into one co-running group?
  - Four applications are running on a dual-core machine. Two run at the same time and the other two run at other times. How to group?
Learn what is going on

Hardware counter metrics (Example: Intel Xeon processors)

- NONHALT TICKS: Num. of ticks that CPU is in non-halt state
- HINTERTH, RSTD: Num. of retired micro-ops
- UOPS RETIRED: Num. of retired instructions
- L1_MISS, RSTD: Num. of L1 cache misses due to retired accesses
- L2_MISS, RSTD: Num. of L2 cache misses due to retired accesses
- L3_MISS: Num. of L2 cache misses
- L2_REFERER: Num. of L2 cache references
- DTLB, RSTD: Num. of data TLB misses due to retired accesses
- PGA/MISS, DTLB: Num. of page walk(s) that page mail handler does due to data TLB misses
- DELIVER MODE: Num. of cycles in trace cache deliver/build modes
- TRACACHE, HGS: Num. of trace cache misses
- PGA/MISS, TLB: Num. of page walk(s) that page mail handler does due to instruction TLB misses
- FGQ, CASHING: Num. of DtoReady and DtoBusy events that occur on the front side bus
- BUS_ACCESS, CHIP: Num. of transactions on the bus issued by chip
- BUS_ACCESS, ALL: Num. of transactions on the bus (may be issued by chip or DMA)
- MISS_CL, COUNT: Num. of entire pipeline being cleared
- X87_FP, LOP: Num. of X87 float point micro-ops
- MISC, COUNT: Num. of canceled requests in the Data Cache Address Control Unit
- UOPS, W: Num. of valid micro-ops written to the micro-op queue
- RIS, STALL: Num. of stalls in the Allocator
- HIRED, BRANCH: Num. of mis-predicted branches
- RTO, HIRED, BRANCH: Num. of retired mis-predicted branches
- BRANCH: Num. of branches
- FRONT, END, EVENT: Num. of load/store micro-ops

Estimating Cache Space Usage

- Would be nice to know how much cache space an application is using
- Not directly reported by current hardware counters

Hardware Multithreading

- Multiple hardware threads on a core share L1/L2 cache and bunch of other things like floating-point units
- More complex resource sharing
  - Direct resource partitioning/management is almost impossible
  - But indirect management through execution throttling may still be effective