





Architecture Support for Data Isolation & Memory Monitoring

Arrvindh Shriraman, Sandhya Dwarkadas, and Michael L. Scott

OH(A)

Department of Computer Science, University of Rochester

Motivation

OMulti-core processors based on shared memory programming will soon dominate the computing spectrum



- across multiple threads is hard!
- O Tracking memory location accesses is difficult because of transparent coherence events
- O Cannot issue speculative operations to memory because hardware protocol does not support undoing of writes

Shared Memory ++

O Memory Monitoring (MM)

- provides read/write access summaries of code blocks
- ⇒ event-style notification of desired coherence events Apps: Reliability, Security, Watchpoints, and Debugging



O Data Isolation (DI)

- ⇒ allows control over propagation of writes to remote threads
- buffer written locations and commit or undo as an atomic unit Apps: Sand-boxing, Transactional programming, Speculation



DIMM Hardware Support

- O Decoupled hardware primitives for DIMM help
- refine architecture incrementally
- ⇒ software evolve the API and use in varying applications
- → decouple policy from mechanism

O Memory Monitoring primitives

- → Alert-On-Update: precise but bounded size
- → Signatures: imprecise but unbounded
- ⇒ CST: track inter-processor conflicts for all watched locations

O Data Isolation primitives

- → PDI: private caches ← → speculative-write buffer
- ⇒ Redo-Log: holds cache overflows in virtual memory



Memory Monitoring

Alert-On-Update (AOU)

- O New instruction. ALoad, loads and marks cache line
- A-tagged line on invalidation jumps to handler
- → trigger event type can be capacity eviction or coherence



Access summary Signatures

- Olnsert addresses accessed by thread in hardware bloom filters. (Reads update Rsig & Writes update Wsig)
- + unboundedness, decouples tracking from caches
- O Special instructions access cache blocks and insert physical address into bloom filter
- O Coherence requests snoop signatures, test for membership and piggy-back conflict type on response message





Conflict Summary Tables (CST)

- O Record inter-processor R-W, W-W & W-R conflicts
- O Decouples access conflict tracking from access tracking



Data Isolation

Lazy Coherence

- O Caches detach lines selectively from coherence protocol track coherence messages and choose time to enforce rules
- O Cache protocol extended by two 'T' bit tagged states
- → TMI buffers TStores; TI allows incoherence with remote TMI OTMI allows concurrent sharers & isolates data in cache
- OTMI & TI require just a flash-clear to convert lines to MESI


Redo-Buffer

- O A per-thread hash-table in virtual memory
- O Hardware controller
- ➡ fills table with "TMI" write-back data blocks
- → performs look-aside transparently on L1 misses



RTM [ISCA'07]

- OIntegrated Hardware-Software approach to flexible transactional memory
- O Hardware-Software transactions
- → DIMM mechanisms accelerate common STM operations
- ⇒ software makes policy decisions
- ⇒ software routines support uncommon events





Renchmark

FlexTM [ISCA'08]

O FlexTM deploys

- → Signatures for detecting and notifying conflicts
- → CSTs for noticing and managing conflicts
- ⇒ Lazy caches for in-cache data isolation and Redo-Buffer for handling cache overflows
- → AOU for propagating abort events to remote transactions

- ⇒ checkpoints registers at Begin Tx
- manages conflicts; controls Tx aborts using AOU trigger
- → controls commit phase

Begin Tx abort pc TIDA


TST B

Foreach I set in W-R or W-W CAS (Statusfil, ACT, ABORT) CAS-Commit Status[id]

- O Checkpoint processor registers and record abort handler PC
- O Issue TLoad/TStore for speculative memory operations
- O Iterate over CSTs and update status word of conflicting transactions
- O Logically commit on status word; start physical commit of hardware state

Hardware-acceleration of Software-controlled transactions





FlexWatcher Memory Debugger

FlexWatcher

O Extend ISA to support signatures
and AOU as first-class entities
➡ insert,member,activate,clear etc

O Compiler/ Programmer specifies addresses to be tracked

snoop hits

BC BO 1.5X 75X GZIP ВО 1.15X 17X GZIP² IV 1.05X N/A Man ВО 1.80X 65X Squid ML 2.50X O Hardware triggers trampoline on Discover is a SPARC binary instrumentation tool from OpenSPARC Discover overheads were estimated on a Sun T1000 server

Pad all heap allocated buffers with 64bytes, watch padded locations Monitor all heap allocated objects and update the

address's timestamp on access ALoad cache line for variable X of interest. On AOU

handler trigger assert program specific invariants.

Other Uses

O Synchronization

→ fast mutexes and asynchronous messages

O Debugging

watchpoints and race detectors

O Security

⇒ buffer overflow attacks, information-flow trackers & drivers/plugin isolation

O Speculation

→ Thread-level speculation and lock elision

Web: http://www.cs.rochester.edu/research/cosyn/

Conclusion

- O Data-Isolation and Memory-Monitoring primitives will help multi-core chips achieve widespread use across traditional and emerging application domains
- O Decoupling the hardware components will help refine the architecture incrementally and help software evolve the API
- O Use simple hardware to accelerate the common case, minimize hardware state and employ software for the uncommon case

Email: {ashriram, sandhya, scott}@cs.rochester.edu