CSC 252: Computer Organization Spring 2019: Lecture 5

Instructor: Yuhao Zhu

Department of Computer Science University of Rochester


Action Items:

- Assignment 1 is due tomorrow, midnight
- Assignment 2 is out
- Trivia 2 is due on the coming Tues, noon

Announcement

- Programming Assignment 1 is out
 - Details: http://cs.rochester.edu/courses/252/spring2019/labs/assignment1.html
 - Due on Tomorrow 11:59 PM
 - You have 3 slip days
- Piazza: http://piazza.com/rochester/spring2019/csc2522019spring52350.
- TA review sessions.

21	22	23	24	25	26
28	29	30	31	Feb 1	2
			Tadass	D	
			roday	Due	
					28 29 30 31 Feb 1



frac





	S	ехр	frac	Value	Value
	0	000	00	0.00×2^{-2}	0
7	0	000	11	0.11×2^{-2}	3/16

- Denormalized (exp == 000)
 - E = (exp + 1) bias

exp

• M = 0.frac



Denormalized



- Denormalized (exp == 000)
 - E = (exp + 1) bias
 - M = 0.frac
- Normalized (exp != 000)
 - $E = \exp bias$
 - M = 1.frac

Normalized

S	ехр	frac	Value	Value
0	000	00	0.00×2^{-2}	0
0	000	11	0.11 x 2 ⁻²	3/16
0	001	00	1.00 x 2 ⁻²	1/4
0	001	11	1.11 x 2 ⁻²	7/16
0	010	00	1.00×2^{-1}	1/2
0	010	11	1.11 x 2 ⁻¹	7/8
0	100	00	1.00×2^{0}	1
0	100	11	1.11×2^{0}	1 3/4
0	101	00	1.00×2^{1}	2
0	101	11	1.11×2^{1}	3 1/2
0	110	00	1.00×2^2	4
0	110	11	1.11×2^2	7







- Denormalized (exp == 000)
 - E = (exp + 1) bias
 - M = 0.frac
- Normalized (exp != 000)
 - $E = \exp bias$
 - M = 1.frac

Denormalized Normalized Special Value


S	exp	frac	Value	Value
0	000	00	0.00×2^{-2}	0
0	000	11	0.11×2^{-2}	3/16
0	001	00	1.00 x 2 ⁻²	1/4
0	001	11	1.11 x 2 ⁻²	7/16
0	010	00	1.00×2^{-1}	1/2
0	010	11	1.11 x 2 ⁻¹	7/8
0	100	00	1.00×2^{0}	1
0	100	11	1.11×2^{0}	1 3/4
0	101	00	1.00×2^{1}	2
0	101	11	1.11×2^{1}	3 1/2
0	110	00	1.00×2^2	4
0	110	11	1.11×2^2	7
0	111	00	infinite	infinite
0	111	11	NaN	NaN



 If you do an integer increment on a positive FP number, you get the next larger FP number.




- If you do an integer increment on a positive FP number, you get the next larger FP number.
- Bit patterns representing nonnegative numbers are ordered the same way as integers, so could use regular integer comparison.



S	exp	frac	Value	Value
0	000	00	0.00×2^{-2}	0
0	000	11	0.11×2^{-2}	3/16
0	001	00	1.00 x 2 ⁻²	1/4
0	001	11	1.11 x 2 ⁻²	7/16
0	010	00	1.00×2^{-1}	1/2
0	010	11	1.11 x 2 ⁻¹	7/8
0	100	00	1.00×2^{0}	1
0	100	11	1.11×2^{0}	1 3/4
0	101	00	1.00×2^{1}	2
0	101	11	1.11×2^{1}	3 1/2
0	110	00	1.00×2^2	4
0	110	11	1.11×2^2	7
0	111	00	infinite	infinite
0	111	11	NaN	NaN

- If you do an integer increment on a positive FP number, you get the next larger FP number.
- Bit patterns representing nonnegative numbers are ordered the same way as integers, so could use regular integer comparison.
- You don't get this property if:
 - exp is interpreted as signed
 - exp and frac are swapped



Floating Point in C

Fixed point (implicit binary point)

SP floating point DP floating point

C Data Type	Bits	Max Value	Max Value (Decimal)
char	8	2 ⁷ - 1	127
short	16	2 ¹⁵ - 1	32767
int	32	2 ³¹ - 1	2147483647
long	64	2 ⁶³ - 1	~9.2 × 10 ¹⁸
float	32	$(2-2^{-23})\times 2^{127}$	$\sim 3.4 \times 10^{38}$
double	64	$(2 - 2^{-52}) \times 2^{1023}$	~1.8 × 10 ³⁰⁸

Floating Point in C

Fixed point (implicit binary point)

SP floating point DP floating point

C Data Type	Bits	Max Value	Max Value (Decimal)
char	8	2 ⁷ - 1	127
short	16	2 ¹⁵ - 1	32767
int	32	2 ³¹ - 1	2147483647
long	64	2 ⁶³ - 1	~9.2 × 10 ¹⁸
float	32	$(2-2^{-23})\times 2^{127}$	$\sim 3.4 \times 10^{38}$
double	64	$(2 - 2^{-52}) \times 2^{1023}$	~1.8 × 10 ³⁰⁸

- To represent 2³¹ in fixed-point, you need at least 32 bits
 - Because fixed-point is a weighted positional representation
- In floating-point, we directly encode the exponent
 - Floating point is based on scientific notation
 - Encoding 31 only needs 7 bits in the exp field

Floating Point Conversions/Casting in C

• double/float → int

- Truncates fractional part
- Like rounding toward zero
- Not defined when out of range or NaN: Generally sets to TMin

Floating Point Conversions/Casting in C

double/float → int

- Truncates fractional part
- Like rounding toward zero
- Not defined when out of range or NaN: Generally sets to TMin

• int → float

Can't guarantee exact casting. Will round according to rounding mode




Floating Point Conversions/Casting in C

double/float → int

- Truncates fractional part
- Like rounding toward zero
- Not defined when out of range or NaN: Generally sets to TMin

int → float

Can't guarantee exact casting. Will round according to rounding mode




- int → double
 - Exact conversion


S	ехр	frac
1	11-bit	52-bit

```
char a = 4;
char b = 3;
char* c;
c = &a;
b += (*c);
```


```
char a = 4;
char b = 3;
char* c;
c = &a;
b += (*c);
```




```
char a = 4;
char b = 3;
char* c;
char* c;
b += (*c);
```




```
char a = 4;
char b = 3;
char* c;
char* c;
b += (*c);
```




```
char a = 4;
char b = 3;
char* c;
char* c;
b += (*c);
```



```
char a = 4;
char b = 3;
char* c;
char* c;
b += (*c);
```




```
char a = 4;
char b = 3;
char* c;
char* c;
b += (*c);
```




```
char a = 4;
char b = 3;
char* c;
char* c;
b += (*c);
```

 The content of a pointer variable is memory address.




```
char a = 4;
char b = 3;
char* c;
char* c;
b += (*c);
```

 The content of a pointer variable is memory address.




```
char a = 4;
char b = 3;
char* c;
char* c;
b += (*c);
```

 The content of a pointer variable is memory address.




```
char a = 4;
char b = 3;
char* c;
char* c;
b += (*c);
```

- The content of a pointer variable is memory address.
- The '&' operator (address-of operator) returns the memory address of a variable.




```
char a = 4;
char b = 3;
char* c;
char* c;
b += (*c);
```

- The content of a pointer variable is memory address.
- The '&' operator (address-of operator) returns the memory address of a variable.




```
char a = 4;
char b = 3;
char* c;
c = &a;
b += (*c);
```

- The content of a pointer variable is memory address.
- The '&' operator (address-of operator) returns the memory address of a variable.




```
char a = 4;
char b = 3;
char* c;
char* c;
b += (*c);
```

- The content of a pointer variable is memory address.
- The '&' operator (address-of operator) returns the memory address of a variable.
- The '*' operator returns the content stored at the memory location pointed by the pointer variable (dereferencing)




```
char a = 4;
char b = 3;
char* c;
char* c;
b += (*c);
```

- The content of a pointer variable is memory address.
- The '&' operator (address-of operator) returns the memory address of a variable.
- The '*' operator returns the content stored at the memory location pointed by the pointer variable (dereferencing)



C Program



int, float
if, else
+, -, >>

00001111 01010101 11110000

C Program

Compiler

Assembly


Program


Machine Code


int, float
if, else
+, -, >>


ret, call
fadd, add
jmp, jne


00001111 01010101 11110000













High-Level Language



High-Level Language


Instruction Set Architecture (ISA)



- ISA: Software programmers' view of a computer
 - Provide all info for someone wants to write assembly/machine code
 - "Contract" between assembly/ machine code and processor

High-Level Language

Instruction Set Architecture (ISA)




- ISA: Software programmers' view of a computer
 - Provide all info for someone wants to write assembly/machine code
 - "Contract" between assembly/ machine code and processor
- Processors execute machine code (binary). Assembly program is merely a text representation of machine code

High-Level Language

Instruction Set Architecture (ISA)

Microarchitecture

Circuit



- ISA: Software programmers' view of a computer
 - Provide all info for someone wants to write assembly/machine code
 - "Contract" between assembly/ machine code and processor
- Processors execute machine code (binary). Assembly program is merely a text representation of machine code
- Microarchitecture: Hardware implementation of the ISA (with the help of circuit technologies)


This Module (4 Lectures)

High-Level Language

Instruction Set Architecture (ISA)

Microarchitecture

Circuit



- Assembly Programming
 - Explain how various C constructs are implemented in assembly code
 - Effectively translating from C to assembly program manually
 - Helps us understand how compilers work
 - Helps us understand how assemblers work
- Microarchitecture is the topic of the next module

Today: Assembly Programming I: Basics

- Different ISAs and history behind them
- C, assembly, machine code
- Move operations (and addressing modes)

- There used to be many ISAs
 - x86, ARM, Power/PowerPC, Sparc, MIPS, IA64, z
 - Very consolidated today: ARM for mobile, x86 for others

- There used to be many ISAs
 - x86, ARM, Power/PowerPC, Sparc, MIPS, IA64, z
 - Very consolidated today: ARM for mobile, x86 for others
- There are even more microarchitectures
 - Apple/Samsung/Qualcomm have their own microarchitecture (implementation) of the ARM ISA
 - Intel and AMD have different microarchitectures for x86


- There used to be many ISAs
 - x86, ARM, Power/PowerPC, Sparc, MIPS, IA64, z
 - Very consolidated today: ARM for mobile, x86 for others
- There are even more microarchitectures
 - Apple/Samsung/Qualcomm have their own microarchitecture (implementation) of the ARM ISA
 - Intel and AMD have different microarchitectures for x86
- ISA is lucrative business: ARM's Business Model
 - Patent the ISA, and then license the ISA
 - Every implementer pays a royalty to ARM
 - Apple/Samsung pays ARM whenever they sell a smartphone

Intel x86 ISA

Dominate laptop/desktop/cloud market


Intel x86 ISA

Dominate laptop/desktop/cloud market



Intel x86 ISA

Dominate laptop/desktop/cloud market







Intel x86 ISA Evolution (Milestones)

Evolutionary design: Added more features as time goes on


Intel x86 ISA Evolution (Milestones)

Evolutionary design: Added more features as time goes on

Date	Feature	Notable Implementation
1974	8-bit ISA	8080
1978	16-bit ISA (Basis for IBM PC & DOS)	8086
1980	Add Floating Point instructions	8087
1985	32-bit ISA (Refer to as IA32)	386
1997	Add Multi-Media eXtension (MMX)	Pentium/MMX
1999	Add Streaming SIMD Extension (SSE)	Pentium III
2001	Intel's first attempt at 64-bit ISA (IA64, failed)	Itanium
2004	Implement AMD's 64-bit ISA (x86-64, AMD64)	Pentium 4E
2008	Add Advanced Vector Extension (AVE)	Core i7 Sandy Bridge

Intel x86 ISA Evolution (Milestones)

Evolutionary design: Added more features as time goes on



Backward Compatibility

- Binary executable generated for an older processor can execute on a newer processor
- Allows legacy code to be executed on newer machines
 - Buy new machines without changing the software
- x86 is backward compatible up until 8086 (16-bit ISA)
 - i.e., an 8086 binary executable can be executed on any of today's x86 machines
- Great for users, nasty for processor implementers
 - Every instruction you put into the ISA, you are stuck with it *FOREVER*

Historically

- AMD build processors for x86 ISA
- A little bit slower, a lot cheaper



- Recruited top circuit designers from Digital Equipment Corp. and other downward trending companies
- Developed x86-64, their own 64-bit x86 extension to IA32
- Built first 1 GHz CPU
- Intel felt hard to admit mistake or that AMD was better
- 2004: Intel Announces EM64T extension to IA32
 - Almost identical to x86-64!
 - Today's 64-bit x86 ISA is basically AMD's original proposal




Today: Holding up not too badly

Today: Holding up not too badly



Today: Holding up not too badly




Our Coverage


- IA32
 - The traditional x86
 - 2nd edition of the textbook
- x86-64
 - The standard
 - CSUG machine
 - 3rd edition of the textbook
 - Our focus

• More instructions require more transistors to implement


More instructions require more transistors to implement




More instructions require more transistors to implement




• More instructions require more transistors to implement



- More instructions require more transistors to implement
- Gordon Moore in 1965 predicted that the number of transistors doubles every year




- More instructions require more transistors to implement
- Gordon Moore in 1965 predicted that the number of transistors doubles every year






- More instructions require more transistors to implement
- Gordon Moore in 1965 predicted that the number of transistors doubles every year





- More instructions require more transistors to implement
- Gordon Moore in 1965 predicted that the number of transistors doubles every year





- More instructions require more transistors to implement
- Gordon Moore in 1965 predicted that the number of transistors doubles every year
- In 1975 he revised the prediction to doubling every 2 years

- More instructions require more transistors to implement
- Gordon Moore in 1965 predicted that the number of transistors doubles every year
- In 1975 he revised the prediction to doubling every 2 years
- Today's widely-known Moore's Law: number of transistors double about every 18 months
 - Moore never used the number 18...

 Question: why is transistor count increasing but computers are becoming smaller?

- Question: why is transistor count increasing but computers are becoming smaller?
 - Because transistors are becoming smaller

- Question: why is transistor count increasing but computers are becoming smaller?
 - Because transistors are becoming smaller
 - ~1.4x smaller each dimension(1.4² ~ 2)

- Question: why is transistor count increasing but computers are becoming smaller?
 - Because transistors are becoming smaller
 - ~1.4x smaller each dimension(1.4² ~ 2)
- Moore's Law is:

- Question: why is transistor count increasing but computers are becoming smaller?
 - Because transistors are becoming smaller
 - ~1.4x smaller each dimension(1.4² ~ 2)
- Moore's Law is:
 - A law of physics?

- Question: why is transistor count increasing but computers are becoming smaller?
 - Because transistors are becoming smaller
 - ~1.4x smaller each dimension(1.4² ~ 2)
- Moore's Law is:
 - A law of physics?

- Question: why is transistor count increasing but computers are becoming smaller?
 - Because transistors are becoming smaller
 - ~1.4x smaller each dimension(1.4² ~ 2)
- Moore's Law is:
 - A law of physics?

No

A law of circuits?

- Question: why is transistor count increasing but computers are becoming smaller?
 - Because transistors are becoming smaller
 - ~1.4x smaller each dimension(1.4² ~ 2)
- Moore's Law is:

A law of physics?

• A law of circuits?

- Question: why is transistor count increasing but computers are becoming smaller?
 - Because transistors are becoming smaller
 - ~1.4x smaller each dimension(1.4² ~ 2)
- Moore's Law is:

A law of physics?

• A law of circuits?

A law of economy?


- Question: why is transistor count increasing but computers are becoming smaller?
 - Because transistors are becoming smaller
 - ~1.4x smaller each dimension(1.4² ~ 2)
- Moore's Law is:

A law of physics?

A law of circuits?

A law of economy?Yes

 Question: why is transistor count increasing but computers are becoming smaller?




TECH-

Transistors will stop shrinking in 2021, but Moore's law will live on

Final semiconductor industry roadmap says the future is 3D packaging and cooling.

The first problem has been known about for a long while. Basically, starting at around the 65nm node in 2006, the economic gains from moving to smaller transistors have been slowly dribbling away. Previously, moving to a smaller node meant you could cram tons more chips onto a single silicon wafer, at a reasonably small price increase. With recent nodes like 22 or 14nm, though, there are so many additional steps required that it costs a lot more to manufacture a completed wafer—not to mention additional costs for things like package-on-package (PoP) and through-silicon vias (TSV) packaging.

 Question: why is transistor count increasing but computers are becoming smaller?



TECH-

Transistors will stop shrinking in 2021, but Moore's law will live on

Final semiconductor industry roadmap says the future is 3D packaging and cooling.

The first problem has been known about for a long while. Basically, starting at around the 65nm node in 2006, the economic gains from moving to smaller transistors have been slowly dribbling away. Previously, moving to a smaller node meant you could cram tons more chips onto a single silicon wafer, at a reasonably small price increase. With recent nodes like 22 or 14nm, though, there are so many additional steps required that it costs a lot more to manufacture a completed wafer—not to mention additional costs for things like package-on-package (PoP) and through-silicon vias (TSV) packaging.

- Question: why is transistor count increasing but computers are becoming smaller?
 - Because transistors are becoming smaller
 - ~1.4x smaller each dimension(1.4² ~ 2)
- Moore's Law is:

A law of physics?

A law of circuits?

A law of economy?Yes

A law of psychology?

- Question: why is transistor count increasing but computers are becoming smaller?
 - Because transistors are becoming smaller
 - ~1.4x smaller each dimension(1.4² ~ 2)
- Moore's Law is:

•	A law	of p	hysics?	N	C)

- A law of circuits?
- A law of economy?Yes
- A law of psychology?

 Yes

- Question: why is transistor count increasing but computers are becoming smaller?
 - Because transistors are becoming smaller
 - ~1.4x smaller each dimension(1.4² ~ 2)
- Moore's Law is:

A law of physics?

• A law of circuits?

A law of economy?Yes


A law of psychology?

Yes

Questions?


Today: Assembly Programming I: Basics

- Different ISAs and history behind them
- C, assembly, machine code
- Move operations (and addressing modes)






Assembly
Programmer's
Perspective
of a Computer



Memory


- (Byte Addressable) Memory
 - Code: instructions
 - Data
 - Stack to support function call

Assembly
Programmer's
Perspective
of a Computer




Memory

- (Byte Addressable) Memory
 - Code: instructions
 - Data
 - Stack to support function call




Assembly
Programmer's
Perspective
of a Computer



Memory

- (Byte Addressable) Memory
 - Code: instructions
 - Data
 - Stack to support function call



Assembly
Programmer's
Perspective
of a Computer

CPU


Memory

Code Data Stack

- (Byte Addressable) Memory
 - Code: instructions
 - Data
 - Stack to support function call

Instruction is the fundamental unit of work.

All instructions are coded as bits (just like data!)




0x78

0xfe

0xe3

0x05

Assembly
Programmer's
Perspective
of a Computer



MemoryCode

Data Stack

- (Byte Addressable) Memory
 - Code: instructions
 - Data
 - Stack to support function call




0x53

0x48

0x89


0xd3


Assembly
Programmer's
Perspective
of a Computer





Memory


- (Byte Addressable) Memory
 - Code: instructions
 - Data
 - Stack to support function call
- Register file
 - Faster memory (e.g., 0.5 ns vs. 15 ns)
 - Small memory (e.g., 128 B vs. 16 GB)
 - Heavily used program data



















Assembly
Programmer's
Perspective
of a Computer



Memory

- (Byte Addressable) Memory
 - Code: instructions
 - Data
 - Stack to support function call
- Register file
 - Faster memory (e.g., 0.5 ns vs. 15 ns)
 - Small memory (e.g., 128 B vs. 16 GB)
 - Heavily used program data


Assembly
Programmer's
Perspective
of a Computer



Memory Code Data Stack


- (Byte Addressable) Memory
 - Code: instructions
 - Data
 - Stack to support function call
- Register file
 - Faster memory (e.g., 0.5 ns vs. 15 ns)
 - Small memory (e.g., 128 B vs. 16 GB)
 - Heavily used program data

- PC: Program counter
 - A special register containing address of next instruction
 - Called "RIP" in x86-64




- (Byte Addressable) Memory
 - Code: instructions
 - Data
 - Stack to support function call
- Register file
 - Faster memory (e.g., 0.5 ns vs. 15 ns)
 - Small memory (e.g., 128 B vs. 16 GB)
 - Heavily used program data

- PC: Program counter
 - A special register containing address of next instruction
 - Called "RIP" in x86-64



- (Byte Addressable) Memory
 - Code: instructions
 - Data
 - Stack to support function call
- Register file
 - Faster memory (e.g., 0.5 ns vs. 15 ns)
 - Small memory (e.g., 128 B vs. 16 GB)
 - Heavily used program data


- PC: Program counter
 - A special register containing address of next instruction
 - Called "RIP" in x86-64



- (Byte Addressable) Memory
 - Code: instructions
 - Data
 - Stack to support function call
- Register file
 - Faster memory (e.g., 0.5 ns vs. 15 ns)
 - Small memory (e.g., 128 B vs. 16 GB)
 - Heavily used program data

- PC: Program counter
 - A special register containing address of next instruction
 - Called "RIP" in x86-64


Assembly Code's View of Computer: ISA



- (Byte Addressable) Memory
 - Code: instructions
 - Data
 - Stack to support function call
- Register file
 - Faster memory (e.g., 0.5 ns vs. 15 ns)
 - Small memory (e.g., 128 B vs. 16 GB)
 - Heavily used program data


- PC: Program counter
 - A special register containing address of next instruction
 - Called "RIP" in x86-64
- Arithmetic logic unit (ALU)
 - Where computation happens


Assembly Code's View of Computer: ISA




- (Byte Addressable) Memory
 - Code: instructions
 - Data
 - Stack to support function call
- Register file
 - Faster memory (e.g., 0.5 ns vs. 15 ns)
 - Small memory (e.g., 128 B vs. 16 GB)
 - Heavily used program data

- PC: Program counter
 - A special register containing address of next instruction
 - Called "RIP" in x86-64
- Arithmetic logic unit (ALU)
 - Where computation happens
- Condition codes
 - Store status information about most recent arithmetic or logical operation
 - Used for conditional branch






- Compute Instruction: Perform arithmetics on register or memory data
 - addq %eax, %ebx
 - C constructs: +, -, >>, etc.



- Compute Instruction: Perform arithmetics on register or memory data
 - addq %eax, %ebx
 - C constructs: +, -, >>, etc.
- Data Movement Instruction: Transfer data between memory and register
 - movq %eax, (%ebx)



- Compute Instruction: Perform arithmetics on register or memory data
 - addq %eax, %ebx
 - C constructs: +, -, >>, etc.
- Data Movement Instruction: Transfer data between memory and register
 - movq %eax, (%ebx)
- Control Instruction: Alter the sequence of instructions (by changing PC)
 - jmp, call
 - C constructs: if-else, do-while, function call, etc.

C Code (sum.c)

C Code (sum.c)

Generated x86-64 Assembly

```
sumstore:
   pushq %rbx
   movq %rdx, %rbx
   call plus
   movq %rax, (%rbx)
   popq %rbx
   ret
```

C Code (sum.c)

Generated x86-64 Assembly

```
sumstore:
   pushq %rbx
   movq %rdx, %rbx
   call plus
   movq %rax, (%rbx)
   popq %rbx
   ret
```

Obtain (on CSUG machine) with command gcc -Og -S sum.c -o sum.s

Generated x86-64 Assembly

```
sumstore:
   pushq %rbx
   movq %rdx, %rbx
   call plus
   movq %rax, (%rbx)
   popq %rbx
   ret
```

Generated x86-64 Assembly

Binary Code for **sumstore**

```
sumstore:
   pushq %rbx
   movq %rdx, %rbx
   call plus
   movq %rax, (%rbx)
   popq %rbx
   ret
```

Memory

0x530x480x890xd30xe8 0xf20xff 0xff 0xff 0x480x890x030x5b0xc3

Generated x86-64 Assembly

Binary Code for **sumstore**

sumstore: pushq %rbx movq %rdx, %rbx call plus movq %rax, (%rbx) popq %rbx ret

Address Memory

 0×0400595

0x530x480x890xd30xe8 0xf20xff 0xff 0xff 0×48 0x890x030x5b0xc3

Generated x86-64 Assembly

Binary Code for **sumstore**

```
sumstore:
   pushq %rbx
   movq %rdx, %rbx
   call plus
   movq %rax, (%rbx)
   popq %rbx
   ret
```

Address Memory

 0×0400595

0x53 0x48 0x89 0xd3 0xe8 0xf2

Obtain (on CSUG machine) with command

gcc -c sum.s -o sum.o

0xff 0xff

0xff 0x48

0**x**89

0x03

0x5b

0xc3

Generated x86-64 Assembly

Binary Code for **sumstore**

```
sumstore:
   pushq %rbx
   movq %rdx, %rbx
   call plus
   movq %rax, (%rbx)
   popq %rbx
   ret
```

Address Memory

 0×0400595

0x48 0x89 0xd3

0x53

0xe8

0xf2

0xff

0xff

0x48

0x89

0x03

0x5b

0xc3

Obtain (on CSUG machine) with command

- Total of 14 bytes
- Instructions have variable lengths: e.g., 1, 3, or 5 bytes
- Code starts at memory address 0x0400595

```
long t;
long *d;
t += *d;
```

C Code

 Add value t with value in memory location whose address is dest and store the result back to t

```
long t;
long *d;
t += *d;
```

```
addq %rax, (%rbx)
```

• C Code

 Add value t with value in memory location whose address is dest and store the result back to t

Assembly Instruction

- Operator: Add two 8-byte values
 - Quad words in x86-64 parlance
- Operands:

t: **Register**%rax

dest: **Register**%rbx

```
long t;
long *d;
t += *d;
```

Operator

```
addq %rax, (%rbx)
```

• C Code

 Add value t with value in memory location whose address is dest and store the result back to t

Assembly Instruction

- Operator: Add two 8-byte values
 - Quad words in x86-64 parlance
- Operands:

t: Register % rax

dest: **Register**%rbx

```
long t;
long *d;
t += *d;
```

```
Operand(s)
addq %rax, (%rbx)
```

• C Code

 Add value t with value in memory location whose address is dest and store the result back to t


Assembly Instruction

- Operator: Add two 8-byte values
 - Quad words in x86-64 parlance
- Operands:

t: Register % rax

dest: **Register**%rbx

```
long t;
long *d;
t += *d;
```



• C Code

 Add value t with value in memory location whose address is dest and store the result back to t


Assembly Instruction

- Operator: Add two 8-byte values
 - Quad words in x86-64 parlance
- Operands:

t: Register % rax

dest: Register %rbx

```
long t;
long *d;
t += *d;
```



C Code


 Add value t with value in memory location whose address is dest and store the result back to t

Assembly Instruction

- Operator: Add two 8-byte values
 - Quad words in x86-64 parlance
- Operands:

t: **Register**%rax

dest: Register %rbx



C Code


 Add value t with value in memory location whose address is dest and store the result back to t

Assembly Instruction

- Operator: Add two 8-byte values
 - Quad words in x86-64 parlance
- Operands:

t: **Register**%rax

dest: Register %rbx



C Code

 Add value t with value in memory location whose address is dest and store the result back to t

Assembly Instruction

- Operator: Add two 8-byte values
 - Quad words in x86-64 parlance
- Operands:

t: **Register**%rax


dest: Register %rbx

*dest: **Memory M**[%rbx]

Object Code


- 3-byte instruction
- Stored at address 0xf0059e

Assembly
Programmer's
Perspective
of a Computer




Fetch Instruction (According to PC)

Assembly
Programmer's
Perspective
of a Computer



Fetch Instruction (According to PC)

0x4801d8



```
Fetch Instruction Decode
(According to PC) Instruction

addq %rax, (%rbx)
```

