# CSC 252: Computer Organization Spring 2018: Lecture 25

#### Instructor: Yuhao Zhu

Department of Computer Science University of Rochester

#### **Action Items:**

- Programming Assignment 5 grades are out
- Programming Assignment 6 is due soon

#### Announcement

- Grades for Lab 4 and 5 are out. Talk to Yu and Amir.
- Lab 6 is out. Due 11:59pm, Thursday, May 2.
- Take a look at the cache and virtual memory problem sets.

21	22	23	24	25	26	27
				Today		
28	29	30	May 1	2	3	4
				Due		

# Today

- From process to threads
  - Basic thread execution model
- Multi-threading programming
- Hardware support of threads
  - Multi-core
  - Hyper-threading
  - Cache coherence

## Today

- From process to threads
  - Basic thread execution model
- Multi-threading programming
- Hardware support of threads
  - Multi-core
  - Hyper-threading
  - Cache coherence

#### We will be scratching the surface. Take CSC 2/458 to learn more!!

#### **Programmers View of A Process**

• Process = process context + code, data, and stack



### A Process With Multiple Threads

- Multiple threads can be associated with a process
  - Each thread has its own logical control flow
  - Each thread shares the same code, data, and kernel context
  - Each thread has its own stack for local variables
    - but not protected from other threads
  - Each thread has its own thread id (TID)



Shared code and data



**Descriptor table** 

brk pointer

#### **Logical View of Threads**

- Threads associated with process form a pool of peers
  - Unlike processes which form a tree hierarchy



## **Concurrent Threads**

- Two threads are *concurrent* if their flows overlap in time
- Otherwise, they are sequential



### **Concurrent Thread Execution**

- Single Core Processor
  - Simulate parallelism by time slicing

- Multi Core Processor
  - Threads can have true parallelisms



#### Threads vs. Processes

- How threads and processes are similar
  - Each has its own logical control flow
  - Each can run concurrently with others (possibly on different cores)
  - Each is context switched, controlled by kernel

#### Threads vs. Processes

- How threads and processes are similar
  - Each has its own logical control flow
  - Each can run concurrently with others (possibly on different cores)
  - Each is context switched, controlled by kernel
- How threads and processes are different
  - Threads share all code and data (except local stacks)
    - Processes (typically) do not
  - Threads are less expensive than processes
    - Process control (creating and reaping) twice as expensive as thread control
    - Typical Linux numbers:
      - · ~20K cycles to create and reap a process
      - $\cdot~$  ~10K cycles (or less) to create and reap a thread

## **Posix Threads (Pthreads) Interface**

- Pthreads: Standard interface for ~60 functions that manipulate threads from C programs
  - Creating and reaping threads
    - pthread\_create()
    - pthread\_join()
  - Determining your thread ID
    - pthread\_self()
  - Terminating threads
    - pthread\_cancel()
    - pthread\_exit()
    - exit() [terminates all threads], RET [terminates current thread]
  - Synchronizing access to shared variables
    - pthread\_mutex\_init
    - pthread\_mutex\_[un]lock

```
/*
 * hello.c - Pthreads "hello, world" program
 */
#include "csapp.h"
void *thread(void *vargp);
int main()
{
    pthread_t tid;
    Pthread_create(&tid, NULL, thread, NULL);
    Pthread_join(tid, NULL);
    exit(0);
}
hello.c
```

```
void *thread(void *vargp) /* thread routine */
{
    printf("Hello, world!\n");
    return NULL;
} hello.
```

```
/*
 * hello.c - Pthreads "hello, world" program
 */
#include "csapp.h"
void *thread(void *vargp);
int main()
{
    pthread_t tid;
    Pthread_create(&tid, NULL, thread, NULL);
    Pthread_join(tid, NULL);
    exit(0);
}
```

```
void *thread(void *vargp) /* thread routine */
{
    printf("Hello, world!\n");
    return NULL;
}
hello.
```



```
void *thread(void *vargp) /* thread routine */
{
    printf("Hello, world!\n");
    return NULL;
}
hello.c
```



```
void *thread(void *vargp) /* thread routine */
{
    printf("Hello, world!\n");
    return NULL;
}
hello.c
```



```
void *thread(void *vargp) /* thread routine */
{
    printf("Hello, world!\n");
    return NULL;
}
hello.c
```



#### Execution of Threaded "hello, world"

Main thread

#### Execution of Threaded "hello, world"

Main thread

call Pthread\_create()

# Execution of Threaded "hello, world"



# **Execution of Threaded "hello, world"** Main thread call Pthread\_create() **Peer thread**













# Today

- From process to threads
  - Basic thread execution model
- Multi-threading programming
- Hardware support of threads
  - Multi-core
  - Hyper-threading
  - Cache coherence

#### Shared Variables in Threaded C Programs

- One great thing about threads is that they can share same program variables.
- Question: Which variables in a threaded C program are shared?
- Intuitively, the answer is as simple as "global variables are shared" and "stack variables are private". Not so simple in reality.



Shared code and data

```
char **ptr; /* global var */
void *thread(void *vargp)
{
    long myid = (long)vargp;
    static int cnt = 0;
    printf("[%ld]: %s (cnt=%d)\n",
         myid, ptr[myid], ++cnt);
    return NULL:
}
int main()
{
    long i;
    pthread_t tid;
    char *msgs[2] = {
        "Hello from foo",
        "Hello from bar"
    };
    ptr = msqs;
    for (i = 0; i < 2; i++)
        pthread_create(&tid,
            NULL,
            thread,
            (void *)i);
    pthread exit(NULL);
                             sharing
}
```



```
char **ptr; /* global var */
void *thread(void *vargp)
{
    long myid = (long)vargp;
    static int cnt = 0;
    printf("[%ld]: %s (cnt=%d)\n",
         myid, ptr[myid], ++cnt);
    return NULL:
}
int main()
{
    long i;
    pthread_t tid;
    char *msgs[2] = {
        "Hello from foo",
        "Hello from bar"
    };
    ptr = msgs;
    for (i = 0; i < 2; i++)
        pthread_create(&tid,
            NULL,
            thread,
            (void *)i);
    pthread exit(NULL);
                             sharing
}
```



```
char **ptr; /* global var */
void *thread(void *vargp)
{
    long myid = (long)vargp;
    static int cnt = 0;
    printf("[%ld]: %s (cnt=%d)\n",
         myid, ptr[myid], ++cnt);
    return NULL:
}
int main()
{
    long i;
    pthread_t tid;
    char *msgs[2] = {
        "Hello from foo",
        "Hello from bar"
    };
    ptr = msqs;
    for (i = 0; i < 2; i++)
        pthread_create(&tid,
            NULL,
            thread,
            (void *)i);
    pthread exit(NULL);
                             sharing
}
```



```
char **ptr; /* global var */
void *thread(void *vargp)
{
    long myid = (long)vargp;
    static int cnt = 0;
    printf("[%ld]: %s (cnt=%d)\n",
         myid, ptr[myid], ++cnt);
    return NULL:
}
int main()
{
    long i;
    pthread_t tid;
    char *msgs[2] = {
        "Hello from foo",
        "Hello from bar"
    };
    ptr = msgs;
    for (i = 0; i < 2; i++)
        pthread_create(&tid,
            NULL,
            thread,
            (void *)i);
    pthread exit(NULL);
                             sharing
}
```



```
char **ptr; /* global var */
void *thread(void *vargp)
{
    long myid = (long)vargp;
    static int cnt = 0;
    printf("[%ld]: %s (cnt=%d)\n",
         myid, ptr[myid], ++cnt);
    return NULL:
}
int main()
{
    long i;
    pthread_t tid;
    char *msgs[2] = {
        "Hello from foo",
        "Hello from bar"
    };
    ptr = msgs;
    for (i = 0; i < 2; i++)
        pthread_create(&tid,
            NULL,
            thread,
            (void *)i);
    pthread exit(NULL);
                             sharing
}
```



```
char **ptr; /* global var */
void *thread(void *vargp)
{
    long myid = (long)vargp;
    static int cnt = 0;
    printf("[%ld]: %s (cnt=%d)\n",
         myid, ptr[myid], ++cnt);
    return NULL:
}
int main()
{
    long i;
    pthread_t tid;
    char *msgs[2] = {
        "Hello from foo",
        "Hello from bar"
    };
    ptr = msgs;
    for (i = 0; i < 2; i++)
        pthread_create(&tid,
            NULL,
            thread,
            (void *)i);
    pthread exit(NULL);
                             sharing
}
```


```
char **ptr; /* global var */
void *thread(void *vargp)
{
    long myid = (long)vargp;
    static int cnt = 0;
    printf("[%ld]: %s (cnt=%d)\n",
         myid, ptr[myid], ++cnt);
    return NULL:
}
int main()
{
    long i;
    pthread_t tid;
    char *msgs[2] = {
        "Hello from foo",
        "Hello from bar"
    };
    ptr = msgs;
    for (i = 0; i < 2; i++)
        pthread_create(&tid,
            NULL,
            thread,
            (void *)i);
    pthread exit(NULL);
                             sharing
}
```



main

```
char **ptr; /* global var */
void *thread(void *vargp)
{
    long myid = (long)vargp;
    static int cnt = 0;
    printf("[%ld]: %s (cnt=%d)\n",
         myid, ptr[myid], ++cnt);
    return NULL:
}
int main()
{
    long i;
    pthread_t tid;
    char *msgs[2] = {
        "Hello from foo",
        "Hello from bar"
    };
    ptr = msgs;
    for (i = 0; i < 2; i++)
        pthread_create(&tid,
            NULL,
            thread,
            (void *)i);
    pthread exit(NULL);
                             sharing
}
```



```
char **ptr; /* global var */
void *thread(void *vargp)
{
    long myid = (long)vargp;
    static int cnt = 0;
    printf("[%ld]: %s (cnt=%d)\n",
         myid, ptr[myid], ++cnt);
    return NULL:
}
int main()
{
    long i;
    pthread_t tid;
    char *msgs[2] = {
        "Hello from foo",
        "Hello from bar"
    };
    ptr = msgs;
    for (i = 0; i < 2; i++)
        pthread_create(&tid,
            NULL,
            thread,
            (void *)i);
    pthread exit(NULL);
                             sharing
}
```



o1 main

```
char **ptr; /* global var */
void *thread(void *vargp)
{
    long myid = (long)vargp;
    static int cnt = 0;
    printf("[%ld]: %s (cnt=%d)\n",
         myid, ptr[myid], ++cnt);
    return NULL:
}
int main()
{
    long i;
    pthread_t tid;
    char *msgs[2] = {
        "Hello from foo",
        "Hello from bar"
    };
    ptr = msgs;
    for (i = 0; i < 2; i++)
        pthread_create(&tid,
            NULL,
            thread,
            (void *)i);
    pthread exit(NULL);
                             sharing
}
```



```
char **ptr: /* global var */
void *thread(void *vargp)
{
    long myid = (long)vargp;
    static int cnt = 0;
    printf("[%ld]: %s (cnt=%d)\n",
         myid, ptr[myid], ++cnt);
    return NULL:
}
int main()
{
    long i;
    pthread_t tid;
    char *msgs[2] = {
        "Hello from foo",
        "Hello from bar"
    };
    ptr = msgs;
    for (i = 0; i < 2; i++)
        pthread_create(&tid,
            NULL,
            thread,
            (void *)i);
    pthread exit(NULL);
                             sharing
}
```



```
char **ptr: /* global var */
void *thread(void *vargp)
{
    long myid = (long)vargp;
    static int cnt = 0;
    printf("[%ld]: %s (cnt=%d)\n",
         myid, ptr[myid], ++cnt);
    return NULL:
}
int main()
{
    long i;
    pthread_t tid;
    char *msgs[2] = {
        "Hello from foo",
        "Hello from bar"
    };
    ptr = msgs;
    for (i = 0; i < 2; i++)
        pthread_create(&tid,
            NULL,
            thread,
            (void *)i);
    pthread exit(NULL);
                             sharing
}
```



# Synchronizing Threads

- Shared variables are handy...
- ...but introduce the possibility of nasty *synchronization* errors.

# **Improper Synchronization**

```
/* Global shared variable */
volatile long cnt = 0; /* Counter */
int main(int argc, char **argv)
Ł
   pthread t tid1, tid2;
   long niters = 10000;
   Pthread create(&tid1, NULL,
        thread, &niters);
    Pthread create(&tid2, NULL,
        thread, &niters);
    Pthread join(tid1, NULL);
    Pthread_join(tid2, NULL);
    /* Check result */
    if (cnt != (2 * 10000))
        printf("B00M! cnt=%ld\n", cnt);
    else
        printf("OK cnt=%ld\n", cnt);
    exit(0);
                                   badcnt.c
```

```
/* Thread routine */
void *thread(void *vargp)
{
    long i, niters =
        *((long *)vargp);
    for (i = 0; i < niters; i++)
        cnt++;
    return NULL;
}</pre>
```

# **Improper Synchronization**

```
/* Global shared variable */
volatile long cnt = 0; /* Counter */
int main(int argc, char **argv)
{
   pthread_t tid1, tid2;
   long niters = 10000;
   Pthread create(&tid1, NULL,
        thread, &niters);
    Pthread create(&tid2, NULL,
        thread, &niters);
    Pthread join(tid1, NULL);
    Pthread_join(tid2, NULL);
    /* Check result */
    if (cnt != (2 * 10000))
        printf("B00M! cnt=%ld\n", cnt);
    else
        printf("OK cnt=%ld\n", cnt);
    exit(0);
                                   badcnt.c
```

OK cnt=20000

linux> ./badcnt
BOOM! cnt=13051

cnt should be 20,000.

What went wrong?

## Assembly Code for Counter Loop

C code for counter loop in thread i

for (i = 0; i < niters; i++)
 cnt++;</pre>

### Asm code for thread i

<pre>movq (%rdi), %rcx testq %rcx,%rcx jle .L2 movl \$0, %eax</pre>	<i>H<sub>i</sub></i> : Head
.L3: movq cnt(%rip),%rdx addq \$1, %rdx movq %rdx, cnt(%rip) addq \$1, %rax	$ \begin{array}{c}     L_i : Load cnt \\     U_i : Update cnt \\     S_i : Store cnt \end{array} $
cmpq %rcx, %rax jne .L3 .L2:	$\left  \begin{array}{c} T_i : Tail \end{array} \right $

## **Concurrent Execution**

• Key observation: In general, any sequentially consistent interleaving is possible, but some give an unexpected result!







• Incorrect ordering: two threads increment the counter, but the result is 1 instead of 2

i (thread) instr<sub>i</sub> %rdx<sub>1</sub> %rdx<sub>2</sub>

cnt

0 0 -U 0 2 0 0 S 1  $\overline{\mathsf{U}}_2$ 2 1 1 -S<sub>2</sub> 2 1 1

#### i (thread) instr<sub>i</sub> %rdx<sub>1</sub> %rdx<sub>2</sub>

1	L <sub>1</sub>		
2	L <sub>2</sub>		
2	U <sub>2</sub>		
2	S <sub>2</sub>		
1			
1	S <sub>1</sub>		

#### i (thread) instr<sub>i</sub> %rdx<sub>1</sub> %rdx<sub>2</sub>

1	L <sub>1</sub>	0	
2	L <sub>2</sub>		
2	U <sub>2</sub>		
2	S <sub>2</sub>		
1			
1	S <sub>1</sub>		

#### i (thread) instr<sub>i</sub> %rdx<sub>1</sub> %rdx<sub>2</sub>

1	L <sub>1</sub>	0		
2	$L_2$		0	
2	U <sub>2</sub>			
2	S <sub>2</sub>			
1	U <sub>1</sub>			
1	S <sub>1</sub>			

#### i (thread) instr<sub>i</sub> %rdx<sub>1</sub> %rdx<sub>2</sub>

1	L <sub>1</sub>	0		
2	L <sub>2</sub>		0	
2	U <sub>2</sub>		1	
2	S <sub>2</sub>			
1	U <sub>1</sub>			
1	S <sub>1</sub>			

#### i (thread) instr<sub>i</sub> %rdx<sub>1</sub> %rdx<sub>2</sub>

1	L <sub>1</sub>	0		
2	L <sub>2</sub>		0	
2	U <sub>2</sub>		1	
2	S <sub>2</sub>		1	
1				
1	S <sub>1</sub>			

#### i (thread) instr<sub>i</sub> %rdx<sub>1</sub> %rdx<sub>2</sub>

1	L <sub>1</sub>	0		
2	L <sub>2</sub>		0	
2	U <sub>2</sub>		1	
2	S <sub>2</sub>		1	1
1				
1	S <sub>1</sub>			

#### i (thread) instr<sub>i</sub> %rdx<sub>1</sub> %rdx<sub>2</sub>

cnt

0 1 0 2 **L**2 2  $\overline{\mathsf{U}_2}$ 1 **S**<sub>2</sub> 2 **U**<sub>1</sub> 1 1 S<sub>1</sub>

#### i (thread) instr<sub>i</sub> %rdx<sub>1</sub> %rdx<sub>2</sub>

1	L <sub>1</sub>	0		
2	L <sub>2</sub>		0	
2	U <sub>2</sub>		1	
2	S <sub>2</sub>		1	1
1	<b>U</b> <sub>1</sub>	1		
1	S <sub>1</sub>	1		

#### i (thread) instr<sub>i</sub> %rdx<sub>1</sub> %rdx<sub>2</sub>

cnt

0 1 0 2 **L**2 2  $\overline{\mathsf{U}_2}$ 1 S<sub>2</sub> 2 U<sub>1</sub> 1 1 S<sub>1</sub> 1 T

• Another undesired, but legal, interleaving

#### i (thread) instr<sub>i</sub> %rdx<sub>1</sub> %rdx<sub>2</sub>

1	L <sub>1</sub>	0		
2	L <sub>2</sub>		0	
2	U <sub>2</sub>		1	
2	S <sub>2</sub>		1	1
1		1		
1	S <sub>1</sub>	1		1

### Assembly Code for Counter Loop

C code for counter loop in thread i

for (i = 0; i < niters; i++)
 cnt++;</pre>

### Asm code for thread i

movq testq jle movl	(%rdi), %rcx %rcx,%rcx .L2 \$0, %eax	<i>H<sub>i</sub></i> : Head
.L3: movq addq movq addq	<pre>cnt(%rip),%rdx \$1, %rdx %rdx, cnt(%rip) \$1, %rax</pre>	$ \begin{cases} L_i : Load cnt \\ U_i : Update cnt \\ S_i : Store cnt \end{cases} $
cmpq jne .L2:	%rcx, %rax .L3	<i>T<sub>i</sub></i> : Tail

## Assembly Code for Counter Loop

C code for counter loop in thread i

for (i = 0; i < niters; i++)
 cnt++;</pre>

### Asm code for thread i



critical section wrt cnt

## **Critical Section**

- Code section (a sequence of instructions) where no more than one thread should be executing concurrently.
- Critical section refers to code, but its intention is to protect data!
- Threads need to have *mutually exclusive* access to critical section



### Asm code for thread i

# **Enforcing Mutual Exclusion**

- We must *synchronize* the execution of the threads so that they can never have an unsafe trajectory.
  - i.e., need to guarantee *mutually exclusive access* for each critical section.
- Classic solution:
  - Semaphores (Edsger Dijkstra)
- Other approaches
  - Mutex and condition variables
  - Monitors (Java)

# **Enforcing Mutual Exclusion**

- We must *synchronize* the execution of the threads so that they can never have an unsafe trajectory.
  - i.e., need to guarantee *mutually exclusive access* for each critical section.
- Classic solution:
  - Semaphores (Edsger Dijkstra)
- Other approaches
  - Mutex and condition variables
  - Monitors (Java)

### Again, take CSC 2/458 to learn more!!

• Basic idea:

- Basic idea:
  - Associate each shared variable (or related set of shared variables) with a unique variable, called **semaphore**, initially 1

- Basic idea:
  - Associate each shared variable (or related set of shared variables) with a unique variable, called **semaphore**, initially 1
  - Every time a thread tries to enter the critical section, it first checks the semaphore value. If it's still 1, the thread decrements the mutex value to 0 (through a **P operation**) and enters the critical section

- Basic idea:
  - Associate each shared variable (or related set of shared variables) with a unique variable, called **semaphore**, initially 1
  - Every time a thread tries to enter the critical section, it first checks the semaphore value. If it's still 1, the thread decrements the mutex value to 0 (through a **P operation**) and enters the critical section
  - Every time a thread exits the critical section, it increments the semaphore value to 1 (through a V operation) so that other threads are now allowed to enter the critical section

- Basic idea:
  - Associate each shared variable (or related set of shared variables) with a unique variable, called **semaphore**, initially 1
  - Every time a thread tries to enter the critical section, it first checks the semaphore value. If it's still 1, the thread decrements the mutex value to 0 (through a **P operation**) and enters the critical section
  - Every time a thread exits the critical section, it increments the semaphore value to 1 (through a V operation) so that other threads are now allowed to enter the critical section
  - No more than one thread can be in the critical section at a time

### • Basic idea:

- Associate each shared variable (or related set of shared variables) with a unique variable, called **semaphore**, initially 1
- Every time a thread tries to enter the critical section, it first checks the semaphore value. If it's still 1, the thread decrements the mutex value to 0 (through a **P operation**) and enters the critical section
- Every time a thread exits the critical section, it increments the semaphore value to 1 (through a V operation) so that other threads are now allowed to enter the critical section
- No more than one thread can be in the critical section at a time
- Terminology

### • Basic idea:

- Associate each shared variable (or related set of shared variables) with a unique variable, called **semaphore**, initially 1
- Every time a thread tries to enter the critical section, it first checks the semaphore value. If it's still 1, the thread decrements the mutex value to 0 (through a **P operation**) and enters the critical section
- Every time a thread exits the critical section, it increments the semaphore value to 1 (through a V operation) so that other threads are now allowed to enter the critical section
- No more than one thread can be in the critical section at a time

### Terminology

• Binary semaphore is also called mutex (i.e., the semaphore value could only be 0 or 1)

### • Basic idea:

- Associate each shared variable (or related set of shared variables) with a unique variable, called **semaphore**, initially 1
- Every time a thread tries to enter the critical section, it first checks the semaphore value. If it's still 1, the thread decrements the mutex value to 0 (through a **P operation**) and enters the critical section
- Every time a thread exits the critical section, it increments the semaphore value to 1 (through a V operation) so that other threads are now allowed to enter the critical section
- No more than one thread can be in the critical section at a time

### Terminology

- Binary semaphore is also called mutex (i.e., the semaphore value could only be 0 or 1)
- Think of P operation as "locking", and V as "unlocking".

## **Proper Synchronization**

 $\bullet$  Define and initialize a mutex for the shared variable <code>cnt</code>:

volatile long cnt = 0; /\* Counter \*/
sem\_t mutex; /\* Semaphore that protects cnt \*/
Sem\_init(&mutex, 0, 1); /\* mutex = 1 \*/

• Surround critical section with P and V:

```
for (i = 0; i < niters; i++) {
    P(&mutex);
    cnt++;
    V(&mutex);
}</pre>
```

```
linux> ./goodcnt 10000
OK cnt=20000
linux> ./goodcnt 10000
OK cnt=20000
linux>
```

Warning: It's orders of magnitude slower than badcnt.c.
# Today

- From process to threads
  - Basic thread execution model
- Multi-threading programming
- Hardware support of threads
  - Multi-core
  - Hyper-threading
  - Cache coherence

# **Thread-level Parallelism (TLP)**

- Thread-Level Parallelism
  - Splitting a task into independent sub-tasks
  - Each thread is responsible for a sub-task
- Example: Parallel summation of N number
  - Should add up to ((n-1)\*n)/2
- Partition values 1, ..., n-1 into t ranges
  - Ln/t ] values in each range
  - Each of t threads processes one range (sub-task)
  - Sum all sub-sums in the end
- Question: if you parallel you work N ways, do you always an N times speedup?



- Maximum speedup limited by the sequential portion
- Main cause: Non-parallelizable operations on data



- Maximum speedup limited by the sequential portion
- Main cause: Non-parallelizable operations on data
- Parallel portion is usually not perfectly parallel as well
  - e.g., Synchronization overhead



 Maximum speedup limited by the sequential portion

- Main cause: Non-parallelizable operations on data
- Parallel portion is usually not perfectly parallel as well
  - e.g., Synchronization overhead

Each thread: loop { Compute P(A) Update shared data V(A) }



• Maximum speedup limited by the sequential portion

- Main cause: Non-parallelizable operations on data
- Parallel portion is usually not perfectly parallel as well
  - e.g., Synchronization overhead

Each thread: loop { Compute N P(A) Update shared data V(A) }





- Main cause: Non-parallelizable operations on data
- Parallel portion is usually not perfectly parallel as well
  - e.g., Synchronization overhead





- Maximum speedup limited by the sequential portion
- Main cause: Non-parallelizable operations on data
- Parallel portion is usually not perfectly parallel as well
  - e.g., Synchronization overhead



#### Can A Single Core Support Multi-threading?

• Need to multiplex between different threads (time slicing)



• Can single-core multi-threading provide any performance gains?



• Can single-core multi-threading provide any performance gains?



• Can single-core multi-threading provide any performance gains?



- Can single-core multi-threading provide any performance gains?
- If Thread A has a cache miss and the pipeline gets stalled, switch to Thread C. Improves the overall performance.



- Coarse grained
  - Event based, e.g., switch on L3 cache miss
  - Quantum based (every thousands of cycles)

- Coarse grained
  - Event based, e.g., switch on L3 cache miss
  - Quantum based (every thousands of cycles)
- Fine grained
  - Cycle by cycle
  - Thornton, "CDC 6600: Design of a Computer," 1970.
  - Burton Smith, "A pipelined, shared resource MIMD computer," ICPP 1978. Seminal paper that shows that using multi-threading can avoid branch prediction.

- Coarse grained
  - Event based, e.g., switch on L3 cache miss
  - Quantum based (every thousands of cycles)
- Fine grained
  - Cycle by cycle
  - Thornton, "CDC 6600: Design of a Computer," 1970.
  - Burton Smith, "A pipelined, shared resource MIMD computer," ICPP 1978. Seminal paper that shows that using multi-threading can avoid branch prediction.

#### Either way, need to save/restore thread context upon switching

- Coarse grained
  - Event based, e.g., switch on L3 cache miss
  - Quantum based (every thousands of cycles)
- Fine grained
  - Cycle by cycle
  - Thornton, "CDC 6600: Design of a Computer," 1970.
  - Burton Smith, "A pipelined, shared resource MIMD computer," ICPP 1978. Seminal paper that shows that using multi-threading can avoid branch prediction.
- Either way, need to save/restore thread context upon switching
- One great thing about fine-grained switching: no need for branch prediction!!

#### **Single-Core Internals**

- Typically has multiple function units to allow for issuing multiple instructions at the same time
- Called "Superscalar" Microarchitecture



#### **Conventional Multi-threading**



# **Conventional Multi-threading**

**Functional Units** 











# Hyper-threading

- Intel's terminology. More commonly known as: Simultaneous Multithreading (SMT)
- Replicate enough hardware structures to process K instruction streams
- K copies of all registers. Share functional units



# Hyper-threading

- Intel's terminology. More commonly known as: Simultaneous Multithreading (SMT)
- Replicate enough hardware structures to process K instruction streams
- K copies of all registers. Share functional units



#### Conventional Multi-threading vs. Hyper-threading

Conventional Multi-threading

Hyper-threading





#### Conventional Multi-threading vs. Hyper-threading

Conventional Multi-threading

Hyper-threading





Multiple threads actually execute in parallel (even with one single core)

#### Conventional Multi-threading vs. Hyper-threading

Conventional Multi-threading

Hyper-threading







Multiple threads actually execute in parallel (even with one single core)

No/little context switch overhead

#### **Typical Multi-core Processor**



- Traditional multiprocessing: symmetric multiprocessor (SMP)
- Every core is exactly the same. Private registers, L1/L2 caches, etc.
- Share L3 (LLC) and main memory

# Asymmetric Multiprocessor (AMP)

• Offer a large performance-energy trade-off space



Performance

# Asymmetric Chip-Multiprocessor (ACMP)

• Already used in commodity devices (e.g., Samsung Galaxy S6, iPhone 7)



## **Combine Multi-core with Hyper-threading**

- Common for laptop/desktop/server machine. E.g., 2 physical cores, each core has 2 hyper-threads => 4 virtual cores.
- Not for mobile processors (Hyper-threading costly to implement)

👜 CPU-Z						□ X	
CPU Cache	s Mainboard	Memory	SPD	Graphics	Bench	About	
Processor							
Name	Intel Core i3				C		
Code Name	Skylak	e Ma	x TDP	65.0 W	ntel)		
Package	Socket 1151 LGA CORE i3						
Technology	14 nm Core Voltage 1.376 V						
Specification	n Intel(R) Core(TM) i3-6100 CPU @ 3.70GHz						
Family	6	Model	E St		pping	3	
Ext. Family	6	Ext. Model	5E Rev		vision	R0	
Instructions MMX, SSE, SSE2, SSE3, SSSE3, SSE4. 1, SSE4. 2, EM64T, VT-x, AES, AVX, AVX2, FMA3							
Clocks (Core #0)							
Core Speed	4439.81 M	Hz L1	L1 Data 2 x 3		ytes	8-way	
Multiplier	x 37.0 (8 -	37) L11	L1 Inst. 2 x		ytes	8-way	
Bus Speed	120.00 M	Hz Le	evel 2 2 x 256		Bytes	4-way	
Rated FSB		Le	/d 3	3 MByt	es	12-way	
Selection Processor #1							
CPU-Z	Ver. 1.76.0.x6	54 Tools		Validate		Close	1

# Today

- From process to threads
  - Basic thread execution model
- Multi-threading programming
- Hardware support of threads
  - Multi-core
  - Hyper-threading
  - Cache coherence

• Assume that we have a multi-core processor. Thread 0 runs on Core 0, and Thread 1 runs on Core 1.

- Assume that we have a multi-core processor. Thread 0 runs on Core 0, and Thread 1 runs on Core 1.
- Threads share variables: e.g., Thread 0 writes to an address, followed by Thread 1 reading.

- Assume that we have a multi-core processor. Thread 0 runs on Core 0, and Thread 1 runs on Core 1.
- Threads share variables: e.g., Thread 0 writes to an address, followed by Thread 1 reading.



- Assume that we have a multi-core processor. Thread 0 runs on Core 0, and Thread 1 runs on Core 1.
- Threads share variables: e.g., Thread 0 writes to an address, followed by Thread 1 reading.
- Each read should receive the value last written by anyone



- Assume that we have a multi-core processor. Thread 0 runs on Core 0, and Thread 1 runs on Core 1.
- Threads share variables: e.g., Thread 0 writes to an address, followed by Thread 1 reading.
- Each read should receive the value last written by anyone
- **Basic question**: If multiple cores access the same data, how do they ensure they all see a consistent state?



- Without cache, the issue is (theoretically) solvable by using mutex.
- ...because there is only one copy of x in the entire system. Accesses to x in memory are serialized by mutex.


















• **Key issue**: there are multiple copies of the same data in the system, and they could have different values at the same time.

- **Key issue**: there are multiple copies of the same data in the system, and they could have different values at the same time.
- Key idea: ensure multiple copies have same value, i.e., coherent

- **Key issue**: there are multiple copies of the same data in the system, and they could have different values at the same time.
- Key idea: ensure multiple copies have same value, i.e., coherent
- How? Two options:

- **Key issue**: there are multiple copies of the same data in the system, and they could have different values at the same time.
- Key idea: ensure multiple copies have same value, i.e., coherent
- **How?** Two options:
  - Update: push new value to all copies (in other caches)

- **Key issue**: there are multiple copies of the same data in the system, and they could have different values at the same time.
- Key idea: ensure multiple copies have same value, i.e., coherent
- **How?** Two options:
  - Update: push new value to all copies (in other caches)
  - Invalidate: invalidate other copies (in other caches)

Associate each cache line with 3 states: **Modified**, **Invalid**, **Shared** 

Below: State Transition for x in C2's cache; Syntax: Event/Action



Associate each cache line with 3 states: **Modified**, **Invalid**, **Shared** 

Below: State Transition for x in C2's cache; Syntax: Event/Action



Associate each cache line with 3 states: **Modified**, **Invalid**, **Shared** 

Below: State Transition for x in C2's cache; Syntax: Event/Action



Associate each cache line with 3 states: **Modified**, **Invalid**, **Shared** 

Below: State Transition for x in C2's cache; Syntax: Event/Action





Associate each cache line with 3 states: **Modified**, **Invalid**, **Shared** 

Below: State Transition for x in C2's cache; Syntax: Event/Action



Read: x Read: x



Associate each cache line with 3 states: **Modified**, **Invalid**, **Shared** 

Below: State Transition for x in C2's cache; Syntax: Event/Action

C1 C2 1000 PrRd/BusRd Bus M S 1000 Х **BusRd/Supply Data** Main Memory

Read: x Read: x

Associate each cache line with 3 states: Modified, Invalid, Shared

M

Below: State Transition for x in C2's cache; Syntax: Event/Action

PrRd/BusRd

S

C1 C2 1000 1000 Bus 1000 Х **BusRd/Supply Data** Main Memory

Read: x

Associate each cache line with 3 states: **Modified**, **Invalid**, **Shared** Below: State Transition for x in C2's cache; Syntax: Event/Action Read: x Read: x



Associate each cache line with 3 states: **Modified**, **Invalid**, **Shared** Below: State Transition for x in C2's cache; Syntax: Event/Action Read: x Read: x



Associate each cache line with 3 states: **Modified**, **Invalid**, **Shared** Below: State Transition for x in C2's cache; Syntax: Event/Action Read: x Read: x

Read: x



Associate each cache line with 3 states: **Modified**, **Invalid**, **Shared** Below: State Transition for x in C2's cache; Syntax: Event/Action Read: x Read: x

Read: x



Associate each cache line with 3 states: **Modified**, **Invalid**, **Shared** Below: State Transition for x in C2's cache; Syntax: Event/Action Read: x Read: x Read: x

Write: x = 5000

C2 C1 1000 5000 PrRd/BusRd Bus M S 1000PrWr/Invd Х **BusRd/Supply Data** Main Memory PrRd/—

Read: x

Read: x

Read: x

Write: x = 5000

Associate each cache line with 3 states: **Modified**, **Invalid**, **Shared** Below: State Transition for x in C2's cache; Syntax: Event/Action



Associate each cache line with 3 states: **Modified**, **Invalid**, **Shared** Below: State Transition for x in C2's cache; Syntax: Event/Action



Read: x

Read: x

Write: x = 5000

Associate each cache line with 3 states: **Modified**, **Invalid**, **Shared** Below: State Transition for x in C2's cache; Syntax: Event/Action



Read: x

Read: x

Write: x = 5000

Associate each cache line with 3 states: **Modified**, **Invalid**, **Shared** Below: State Transition for x in C2's cache; Syntax: Event/Action



Read: x

Write: x = 5000

Read: x Read: x

Associate each cache line with 3 states: **Modified**, **Invalid**, **Shared** Below: State Transition for x in C2's cache; Syntax: Event/Action Read: x Read: x Read: x Read: x Write: x = 5000



Associate each cache line with 3 states: **Modified**, **Invalid**, **Shared** Below: State Transition for x in C2's cache; Syntax: Event/Action Read: x Read: x Read: x Read: x Write: x = 5000



Associate each cache line with 3 states: **Modified**, **Invalid**, **Shared** Below: State Transition for x in C2's cache; Syntax: Event/Action Read: x Read: x Read: x Read: x Write: x = 5000



Associate each cache line with 3 states: **Modified**, **Invalid**, **Shared** 

Below: State Transition for x in C2's cache; Syntax: Event/Action



Associate each cache line with 3 states: **Modified**, **Invalid**, **Shared** 

Below: State Transition for x in C2's cache; Syntax: Event/Action



Associate each cache line with 3 states: **Modified**, **Invalid**, **Shared** 

Below: State Transition for x in C2's cache; Syntax: Event/Action



Associate each cache line with 3 states: **Modified**, **Invalid**, **Shared** 

Below: State Transition for x in C2's cache; Syntax: Event/Action




### **Invalidate-Based Cache Coherence**

Associate each cache line with 3 states: **Modified**, **Invalid**, **Shared** 

Below: State Transition for x in C2's cache; Syntax: Event/Action





Write: x = 7000

### **Invalidate-Based Cache Coherence**

Associate each cache line with 3 states: **Modified**, **Invalid**, **Shared** 

Below: State Transition for x in C2's cache; Syntax: Event/Action



C2 C1 7000 Bus 1000Х Main Memory

Write: x = 7000

## **Readings: Cache Coherence**

- Most helpful
  - Culler and Singh, Parallel Computer Architecture
    - Chapter 5.1 (pp 269 283), Chapter 5.3 (pp 291 305)
  - Patterson&Hennessy, Computer Organization and Design
    - Chapter 5.8 (pp 534 538 in 4th and 4th revised eds.)
  - Papamarcos and Patel, "A low-overhead coherence solution for multiprocessors with private cache memories," ISCA 1984.

#### Also very useful

- Censier and Feautrier, "A new solution to coherence problems in multicache systems," IEEE Trans. Computers, 1978.
- Goodman, "Using cache memory to reduce processor-memory traffic," ISCA 1983.
- Laudon and Lenoski, "The SGI Origin: a ccNUMA highly scalable server," ISCA 1997.
- Martin et al, "Token coherence: decoupling performance and correctness," ISCA 2003.
- Baer and Wang, "On the inclusion properties for multi-level cache hierarchies," ISCA 1988.

• Hardware-guaranteed cache coherence is complex to implement.

- Hardware-guaranteed cache coherence is complex to implement.
- Can the programmers ensure cache coherence themselves?

- Hardware-guaranteed cache coherence is complex to implement.
- Can the programmers ensure cache coherence themselves?
- Key: ISA must provide cache flush/invalidate instructions
  - FLUSH-LOCAL A: Flushes/invalidates the cache block containing address A from a processor's local cache.
  - FLUSH-GLOBAL A: Flushes/invalidates the cache block containing address A from all other processors' caches.
  - FLUSH-CACHE X: Flushes/invalidates all blocks in cache X.

- Hardware-guaranteed cache coherence is complex to implement.
- Can the programmers ensure cache coherence themselves?
- Key: ISA must provide cache flush/invalidate instructions
  - FLUSH-LOCAL A: Flushes/invalidates the cache block containing address A from a processor's local cache.
  - FLUSH-GLOBAL A: Flushes/invalidates the cache block containing address A from all other processors' caches.
  - FLUSH-CACHE X: Flushes/invalidates all blocks in cache X.
- Classic example: TLB
  - Hardware does not guarantee that TLBs of different core are coherent
  - ISA provides instructions for OS to flush PTEs
  - Called "TLB shootdown"

# **Thinking in Parallel is Hard**

## **Thinking in Parallel is Hard**

## **Maybe Thinking is Hard**