CSC 252: Computer Organization Spring 2019: Lecture 11

Instructor: Yuhao Zhu

Department of Computer Science University of Rochester

Action Items:

• Assignment 3 is due March 1, midnight

Announcement

- Programming Assignment 3 is out
 - Due on March 1, midnight



Y86 Instruction Encoding

Byte	0	1	2	3	4	5	6	7	8	9
halt	0 0									
nop	1 0									
cmovXX rA, rB	2 fr	rA rB]							
irmovq V, rB	3 0	F rB					V			
rmmovq rA, D(rB)	4 0	rA rB					D			
mrmovq $D(rB)$, rA	5 0	rA rB					D			
OPq rA, rB	6 fr	rA rB]							
jxx Dest	7 fr	1			C)est]
call Dest	8 0				C)est]
ret	9 0									
pushq rA	A 0	rA F]							
popq rA	в 0	rA F	1							























- The assembler is a program that translates assembly code to binary code
- The OS tells the assembler the start address of the code (sort of...)
- Translate the assembly program line by line
- Need to build a "label map" that maps each label to its address













- What if the ISA encoding uses relative address for jump and call?
- If we use relative address, the exact start address of the code doesn't matter. Why?



- What if the ISA encoding uses relative address for jump and call?
- If we use relative address, the exact start address of the code doesn't matter. Why?
- This code is called Position-Independent Code (PIC)



Today: Circuits Basics

- Transistors
- Circuits for computations
- Circuits for storing data

Basic Logic Gates











NOR





AND

NAND

Basic Logic Gates

Think of them as LEGOs.











NOR





AND

NAND



- Outputs are Boolean functions of inputs
- Respond continuously to changes in inputs with some small delay
- Different gates have different delays (b/c different transistor implementations)





- Outputs are Boolean functions of inputs
- Respond continuously to changes in inputs with some small delay
- Different gates have different delays (b/c different transistor implementations)





- Outputs are Boolean functions of inputs
- Respond continuously to changes in inputs with some small delay
- Different gates have different delays (b/c different transistor implementations)





- Outputs are Boolean functions of inputs
- Respond continuously to changes in inputs with some small delay
- Different gates have different delays (b/c different transistor implementations)



Combinational Circuits



- A Network of Logic Gates
 - Continuously responds to changes on primary inputs
 - Primary outputs become (after some delay) Boolean functions of primary inputs


















• Hardware Control Language (HCL)



- Hardware Control Language (HCL)
 - Hardware designers use HCL to describe the hardware, and a special compiler (called *synthesis tool*) generates the gate-level implementation of the described function. The process is called *logic synthesis*.

HCL Expression bool eq = (a&&b)||(!a&&!b)

- Hardware Control Language (HCL)
 - Hardware designers use HCL to describe the hardware, and a special compiler (called *synthesis tool*) generates the gate-level implementation of the described function. The process is called *logic synthesis*.
 - Real-world examples: Verilog, VHDL (they are usually called hardware description language, or HDL; HCL is a name the textbook authors came up to confuse you.)



- What's the delay of this bit equal circuit?
 - Assuming 1-input NOT takes 1 unit of time, 2-input AND takes 4.3, and 2-input OR takes 4.7



- What's the delay of this bit equal circuit?
 - Assuming 1-input NOT takes 1 unit of time, 2-input AND takes 4.3, and 2-input OR takes 4.7



- What's the delay of this bit equal circuit?
 - Assuming 1-input NOT takes 1 unit of time, 2-input AND takes 4.3, and 2-input OR takes 4.7
- The delay of a circuit is determined by its "critical path"
 - The path between an input and the output that the maximum delay
 - Estimating the critical path delay is called static timing analysis



- What's the delay of this bit equal circuit?
 - Assuming 1-input NOT takes 1 unit of time, 2-input AND takes 4.3, and 2-input OR takes 4.7
- The delay of a circuit is determined by its "critical path"
 - The path between an input and the output that the maximum delay
 - Estimating the critical path delay is called static timing analysis

64-bit Equality



HCL Representation

bool Eq = (A == B)

64-bit Equality





HCL Representation

bool Eq = (A == B)

Bit-Level Multiplexor (MUX)

- Control signal s
- Data signals A and B
- Output A when s=1, B when s=0



Bit-Level Multiplexor (MUX)

- Control signal s
- Data signals A and B
- Output A when s=1, B when s=0



HCL Expression

bool out = (s&&a) || (!s&&b)

Bit-Level Multiplexor (MUX)

- Control signal s
- Data signals A and B
- Output A when s=1, B when s=0





HCL Expression

bool out = (s&&a) || (!s&&b)

- Control signal s; Data signals A, B, C, and D
- Output: A when s = 00, B when s = 01, C when s = 10, D when s = 11

- Control signal s; Data signals A, B, C, and D
- Output: A when s = 00, B when s = 01, C when s = 10, D when s = 11



- Control signal s; Data signals A, B, C, and D
- Output: A when s = 00, B when s = 01, C when s = 10, D when s = 11



- Control signal s; Data signals A, B, C, and D
- Output: A when s = 00, B when s = 01, C when s = 10, D when s = 11



- Control signal s; Data signals A, B, C, and D
- Output: A when s = 00, B when s = 01, C when s = 10, D when s = 11



- Control signal s; Data signals A, B, C, and D
- Output: A when s = 00, B when s = 01, C when s = 10, D when s = 11
- What's the latency of this implementation?
 - Assume 3-input AND takes 4.7 units of time and 4-input OR takes 6

Truth Table

Select Inputs						
s[1]	s[0]	D	С	В	А	Q
0	0	х	х	х	1	1
0	1	х	х	1	х	1
1	0	х	1	х	х	1
1	1	1	x	x	x	1

- Control signal s; Data signals A, B, C, and D
- Output: A when s = 00, B when s = 01, C when s = 10, D when s = 11
- What's the latency of this implementation?
 - Assume 3-input AND takes 4.7 units of time and 4-input OR takes 6

Select Inputs						
s[1]	s[0]	D	С	В	А	Q
0	0	х	х	х	1	1
0	1	х	х	1	х	1
1	0	х	1	х	х	1
1	1	1	x	х	x	1

Truth Table

HCL Expression

• The number of inputs of a gate (fan-in) and the number of outputs of a gate (fan-out) will affect the gate delay.

- The number of inputs of a gate (fan-in) and the number of outputs of a gate (fan-out) will affect the gate delay.
- The logic synthesis tool will automatically generate the "best" gate-level implementation.

- The number of inputs of a gate (fan-in) and the number of outputs of a gate (fan-out) will affect the gate delay.
- The logic synthesis tool will automatically generate the "best" gate-level implementation.
- Think of logic gates as LEGOs, using which you/synthesis tool generate the gate level circuit design for complex functionalities.

- The number of inputs of a gate (fan-in) and the number of outputs of a gate (fan-out) will affect the gate delay.
- The logic synthesis tool will automatically generate the "best" gate-level implementation.
- Think of logic gates as LEGOs, using which you/synthesis tool generate the gate level circuit design for complex functionalities.
- A standard cell library is a collection of well defined and appropriately characterized logic gates (delay, operating voltage, etc.) that can be used to implement a digital design.

- The number of inputs of a gate (fan-in) and the number of outputs of a gate (fan-out) will affect the gate delay.
- The logic synthesis tool will automatically generate the "best" gate-level implementation.
- Think of logic gates as LEGOs, using which you/synthesis tool generate the gate level circuit design for complex functionalities.
- A standard cell library is a collection of well defined and appropriately characterized logic gates (delay, operating voltage, etc.) that can be used to implement a digital design.
- Take a Logic Design or Very Large Scale Integrated-Circuit (VLSI) course if you want to know more about circuit design.
 - Logic design uses the gate-level abstractions
 - VLSI tells you how the gates are implemented at transistor-level

- The number of inputs of a gate (fan-in) and the number of outputs of a gate (fan-out) will affect the gate delay.
- The logic synthesis tool will automatically generate the "best" gate-level implementation.
- Think of logic gates as LEGOs, using which you/synthesis tool generate the gate level circuit design for complex functionalities.
- A standard cell library is a collection of well defined and appropriately characterized logic gates (delay, operating voltage, etc.) that can be used to implement a digital design.
- Take a Logic Design or Very Large Scale Integrated-Circuit (VLSI) course if you want to know more about circuit design.
 - Logic design uses the gate-level abstractions
 - VLSI tells you how the gates are implemented at transistor-level
- CMOS VLSI Design: A Circuits and Systems Perspective is a good reference

Α	В	\mathbf{C}_{in}	S	C _{ou}
				t
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

Add two bits and carry-in, produce one-bit sum and carry-out.

 $S = (~A \& ~B \& C_{in})$





	Α	В	\mathbf{C}_{in}	S	\mathbf{C}_{ou}
					t
-	0	0	0	0	0
	0	0	1	1	0
	0	1	0	1	0
	0	1	1	0	1
	1	0	0	1	0
	1	0	1	0	1
	1	1	0	0	1
	1	1	1	1	1

Α	В	\mathbf{C}_{in}	S	\mathbf{C}_{ou}
				t
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

Add two bits and carry-in, produce one-bit sum and carry-out.

 $S = (~A \& ~B \& C_{in})$ | (~A & B & ~C_{in}) (A & ~B & ~C_{in}) (A & B & C_{in}) $C_{ou} = (~A \& B \& C_{in})$ (A & ~B & C_{in}) (A & B & ~C_{in}) (A & B & C_{in})

Α	В	\mathbf{C}_{in}	S	\mathbf{C}_{ou}
				t
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

1-bit Full Adder

Add two bits and carry-in, produce one-bit sum and carry-out.

C_{ou} = (~A & B & C_{in}) | (A & ~B & C_{in}) | (A & B & ~C_{in}) | (A & B & C_{in})
1-bit Full Adder

Add two bits and carry-in, produce one-bit sum and carry-out.

C_{ou} = (~A & B & C_{in}) | (A & ~B & C_{in}) | (A & B & ~C_{in}) | (A & B & C_{in})



в

1-bit Full Adder

Add two bits and carry-in, produce one-bit sum and carry-out.





Four-bit Adder



Four-bit Adder

- Ripple-carry Adder
 - Simple, but performance linear to bit width



Four-bit Adder

- Ripple-carry Adder
 - Simple, but performance linear to bit width
- Carry look-ahead adder (CLA)
 - Generate all carriers simultaneously



Arithmetic Logic Unit



- An ALU performs multiple kinds of computations.
- The actual computation depends on the selection signal s.
- Also sets the condition codes (status flags)
- For instance:
 - X + Y when s == 00
 - X Y when s == 01
 - X & Y when s == 10
 - X ^ Y when s == 11
- How can this ALU be implemented?

Arithmetic Logic Unit

- Implement 4 different circuits, one for each operation.
- Then use a MUX to select the results



Today: Circuits Basics

- Transistors
- Circuits for computations
- Circuits for storing data

- Assembly programs set architecture (processor) states.
 - Register File
 - Status Flags
 - Memory
 - Program Counter

- Assembly programs set architecture (processor) states.
 - Register File
 - Status Flags
 - Memory
 - Program Counter
- Every state is essentially some bits that are stored/loaded.

- Assembly programs set architecture (processor) states.
 - Register File
 - Status Flags
 - Memory
 - Program Counter
- Every state is essentially some bits that are stored/loaded.
- Think of the program execution as an FSM.

- Assembly programs set architecture (processor) states.
 - Register File
 - Status Flags
 - Memory
 - Program Counter
- Every state is essentially some bits that are stored/loaded.
- Think of the program execution as an FSM.
- The hardware must provide mechanisms to load and store bits.

- Assembly programs set architecture (processor) states.
 - Register File
 - Status Flags
 - Memory
 - Program Counter
- Every state is essentially some bits that are stored/loaded.
- Think of the program execution as an FSM.
- The hardware must provide mechanisms to load and store bits.
- There are many different ways to store bits. They have trade-offs.

Build a 1-Bit Storage



- What I would like:
 - D is the data I want to store (0 or 1)
 - C is the control signal
 - When C is 1, Q becomes D (i.e., storing the data)
 - When C is 0, Q doesn't change with D (data stored)















Bistable Element



Q+ *continuously* outputs q.



q = 0 or 1

Bistable Element





Bistable Element







Bistable Element









Bistable Element











Bistable Element













Bistable Element









Resetting







q = 0 or 1







Resetting



Storing



Bistable Element

R-S Latch



q = 0 or 1







Resetting



Storing













Q+ will continuously change as d changes



Storing Data (Latching)



Q+ will continuously change as d changes



Storing Data (Latching)



Q+ will continuously change as d changes





Storing Data (Latching)



Q+ will continuously change as d changes



Q+ doesn't change with d



Storing Data (Latching)



Q+ will continuously change as d changes

Holding Data



Q+ doesn't change with d
A Better Way of Storing/Accessing 1 Bit



Storing Data (Latching)



Q+ will continuously change as d changes

Holding Data



Q+ doesn't change with d

Latching





Latching





Latching







Latching





Latching







Latching





Latching





Latching

Changing D



When you want to store d, you have to first set C to 1, and then set d

Latching



- When you want to store d, you have to first set C to 1, and then set d
- There is a propagation delay of the combinational circuit from D to Q+ and Q-. So hold C for a while until the signal is fully propagated

Latching



- When you want to store d, you have to first set C to 1, and then set d
- There is a propagation delay of the combinational circuit from D to Q+ and Q-. So hold C for a while until the signal is fully propagated
- Then set C to 0. Value latched depends on value of D as C goes to 0

Latching



- When you want to store d, you have to first set C to 1, and then set d
- There is a propagation delay of the combinational circuit from D to Q+ and Q-. So hold C for a while until the signal is fully propagated
- Then set C to 0. Value latched depends on value of D as C goes to 0
- D-latch is *transparent* when **C** is 1

Latching



- When you want to store d, you have to first set C to 1, and then set d
- There is a propagation delay of the combinational circuit from D to Q+ and Q-. So hold C for a while until the signal is fully propagated
- Then set C to 0. Value latched depends on value of D as C goes to 0
- D-latch is *transparent* when **C** is 1
- D-latch is "*level-triggered*" b/c **Q** changes as the voltage level of **C** rises.

























