CSC 252: Computer Organization Spring 2019: Lecture 10

Instructor: Yuhao Zhu

Department of Computer Science University of Rochester

Action Items:

- Trivia 3 was just due
- Assignment 3 is due March 1, midnight

Announcement

- Programming Assignment 3 is out
 - Due on March 1, midnight









ret, call movq, addq jmp, jne





movq	%rsi,	%rax
imulq	%rdx,	%rax
jmp	.done	

ret, call movq, addq jmp, jne





int, float
if, else
+, -, >>

movq %rsi, %rax
imulq %rdx, %rax
jmp .done

ret, call movq, addq jmp, jne





int, float
if, else
+, -, >>

movq %rsi, %rax
imulq %rdx, %rax
jmp .done

ret, call movq, addq jmp, jne

Logic gates





```
int, float
if, else
+, -, >>
```

movq %rsi, %rax
imulq %rdx, %rax
jmp .done

ret, call movq, addq jmp, jne

Logic gates

Transistors



 ISA is the interface between assembly programs and microarchitecture



- ISA is the interface between assembly programs and microarchitecture
- Assembly view:



- ISA is the interface between assembly programs and microarchitecture
- Assembly view:
 - How to program the machine, based on instructions and processor states (registers, memory, condition codes, etc.)?



- ISA is the interface between assembly programs and microarchitecture
- Assembly view:
 - How to program the machine, based on instructions and processor states (registers, memory, condition codes, etc.)?
 - Instructions are executed sequentially.



- ISA is the interface between assembly programs and microarchitecture
- Assembly view:
 - How to program the machine, based on instructions and processor states (registers, memory, condition codes, etc.)?
 - Instructions are executed sequentially.
- Microarchitecture view:



- ISA is the interface between assembly programs and microarchitecture
- Assembly view:
 - How to program the machine, based on instructions and processor states (registers, memory, condition codes, etc.)?
 - Instructions are executed sequentially.
- Microarchitecture view:
 - What hardware needs to be built to run assembly programs?



- ISA is the interface between assembly programs and microarchitecture
- Assembly view:
 - How to program the machine, based on instructions and processor states (registers, memory, condition codes, etc.)?
 - Instructions are executed sequentially.
- Microarchitecture view:
 - What hardware needs to be built to run assembly programs?
 - How to run programs as fast (energy-efficient) as possible?

		RF: Program registers		CC: Condition	Stat: Program status
%rax	%rsp	%r8	% r12	codes	
%rcx	%rbp	%r9	%r13	ZF SF OF	DMEM: Memory
%rdx	%rsi	%r10	% r14	PC	
%rbx	%rdi	%r11			

 Processor state is what's visible to assembly programs. Also known as architecture state.



- Processor state is what's visible to assembly programs. Also known as architecture state.
- Program Registers: 15 registers (omit %r15). Each 64 bits



- Processor state is what's visible to assembly programs. Also known as architecture state.
- Program Registers: 15 registers (omit %r15). Each 64 bits
- Condition Codes: Single-bit flags set by arithmetic or logical instructions (ZF, SF, OF)



- Processor state is what's visible to assembly programs. Also known as architecture state.
- Program Registers: 15 registers (omit %r15). Each 64 bits
- Condition Codes: Single-bit flags set by arithmetic or logical instructions (ZF, SF, OF)
- Program Counter: Indicates address of next instruction



- Processor state is what's visible to assembly programs. Also known as architecture state.
- Program Registers: 15 registers (omit %r15). Each 64 bits
- Condition Codes: Single-bit flags set by arithmetic or logical instructions (ZF, SF, OF)
- Program Counter: Indicates address of next instruction
- Program Status: Indicates either normal operation or error condition



- Processor state is what's visible to assembly programs. Also known as architecture state.
- Program Registers: 15 registers (omit %r15). Each 64 bits
- Condition Codes: Single-bit flags set by arithmetic or logical instructions (ZF, SF, OF)
- Program Counter: Indicates address of next instruction
- Program Status: Indicates either normal operation or error condition
- Memory
 - Byte-addressable storage array
 - Words stored in little-endian byte order

• Why do we need an ISA? Can we directly program the hardware?

- Why do we need an ISA? Can we directly program the hardware?
- Simplifies interface
 - Software knows what is available
 - Hardware knows what needs to be implemented

- Why do we need an ISA? Can we directly program the hardware?
- Simplifies interface
 - Software knows what is available
 - Hardware knows what needs to be implemented
- Abstraction protects software and hardware
 - Software can run on new machines
 - Hardware can run old software

- Why do we need an ISA? Can we directly program the hardware?
- Simplifies interface
 - Software knows what is available
 - Hardware knows what needs to be implemented
- Abstraction protects software and hardware
 - Software can run on new machines
 - Hardware can run old software
- Alternatives: Application-Specific Integrated Circuits (ASIC)
 - No instructions, (largely) not programmable, fixed-functioned, so no instruction fetch, decoding, etc.
 - So could be implemented extremely efficiently.
 - Examples: video/audio codec, (conventional) image signal processors, (conventional) IP packet router

Characteristics of a Good ISA

- x86 is just one kind of ISA; there are many (ARM, MIPS, etc.)
- Must be unambiguous
- Must be expressive
 - Easily describes all the algorithms that will run on this platform
- Instructions are used
 - Very complex instructions might not be used often
- (Relatively) easy to compile
- (Relatively) easy to implement well
 - Has to be implementable
 - And, implementation provides good performance, cost, etc.
- ISAs often highly reliant on microarchitecture and vice-versa
 - Some ISAs easy to implement on some microarchitectures
 - Some microarchitectures make some instructions easy to implement

- Fewer instructions
 - Pros?
 - Cons?

- Fewer instructions
 - Pros?
 - Cons?
 - There are 1 instruction ISAs

- Fewer instructions
 - Pros?
 - Cons?
 - There are 1 instruction ISAs
 - subjle *a*, *b*, *c*;

- Fewer instructions
 - Pros?
 - Cons?
 - There are 1 instruction ISAs
 - subjle *a*, *b*, *c*;
 - Mem[b] = Mem[b] Mem[a]; if $(Mem[b] \le 0)$ goto c

- Fewer instructions
 - Pros?
 - Cons?
 - There are 1 instruction ISAs
 - subjle *a*, *b*, *c*;

Mem[b] = Mem[b] - Mem[a]; if (Mem[b] ≤ 0) goto c

Number of registers per instruction

- Fewer instructions
 - Pros?
 - Cons?
 - There are 1 instruction ISAs
 - subjle *a*, *b*, *c*;

• Mem[*b*] = Mem[*b*] - Mem[*a*]; if (Mem[*b*] ≤ 0) goto *c*

- Number of registers per instruction
 - Affect number of bits per instruction

- Fewer instructions
 - Pros?
 - Cons?
 - There are 1 instruction ISAs
 - subjle *a*, *b*, *c*;

• Mem[*b*] = Mem[*b*] - Mem[*a*]; if (Mem[*b*] ≤ 0) goto *c*

- Number of registers per instruction
 - Affect number of bits per instruction
 - Affect number of registers the microarchitecture has to implement

- Fewer instructions
 - Pros?
 - Cons?
 - There are 1 instruction ISAs
 - subjle *a*, *b*, *c*;

• Mem[*b*] = Mem[*b*] - Mem[*a*]; if (Mem[*b*] ≤ 0) goto *c*

- Number of registers per instruction
 - Affect number of bits per instruction
 - Affect number of registers the microarchitecture has to implement
 - How many?? Zero, One, Two, Three, Four, ...

Number of Registers Per Instruction

• To implement C = A + B, how many registers should an ISA provide?

Number of Registers Per Instruction

- To implement C = A + B, how many registers should an ISA provide?
- Zero
 - Stack machine (HP calculators): implied addresses
 - PUSH AddrA; PUSH AddrB; ADD; POP AddrC
- To implement C = A + B, how many registers should an ISA provide?
- Zero
 - Stack machine (HP calculators): implied addresses
 - PUSH AddrA; PUSH AddrB; ADD; POP AddrC
- One (implied)
 - Accumulator-based machine
 - LOAD AddrA; ADD AddrB; STORE AddrC

- To implement C = A + B, how many registers should an ISA provide?
- Zero
 - Stack machine (HP calculators): implied addresses
 - PUSH AddrA; PUSH AddrB; ADD; POP AddrC
- One (implied)
 - Accumulator-based machine
 - LOAD AddrA; ADD AddrB; STORE AddrC
- Two (same register, src and dest), e.g., x86
 - One source is destination
 - LOAD R1, AddrA; LOAD R2, AddrB;
 - ADD R1, R2; STORE R1, AddrC

- To implement C = A + B, how many registers should an ISA provide?
- Zero
 - Stack machine (HP calculators): implied addresses
 - PUSH AddrA; PUSH AddrB; ADD; POP AddrC
- One (implied)
 - Accumulator-based machine
 - LOAD AddrA; ADD AddrB; STORE AddrC
- Two (same register, src and dest), e.g., x86
 - One source is destination
 - LOAD R1, AddrA; LOAD R2, AddrB;
 - ADD R1, R2; STORE R1, AddrC
- Three
 - Current (D = S1 OP S2)
 - LOAD R1, AddrA; LOAD R2, AddrB;
 - ADD R3, R1, R2; STORE R3, AddrC

- To implement C = A + B, how many registers should an ISA provide?
- Zero
 - Stack machine (HP calculators): implied addresses
 - PUSH AddrA; PUSH AddrB; ADD; POP AddrC
- One (implied)
 - Accumulator-based machine
 - LOAD AddrA; ADD AddrB; STORE AddrC
- Two (same register, src and dest), e.g., x86
 - One source is destination
 - LOAD R1, AddrA; LOAD R2, AddrB;
 - ADD R1, R2; STORE R1, AddrC
- Three
 - Current (D = S1 OP S2)
 - LOAD R1, AddrA; LOAD R2, AddrB;
 - ADD R3, R1, R2; STORE R3, AddrC
- Four and above

Today: Instruction Encoding

- How to translate assembly instructions to binary
 - Essentially how an assembler works
- Using the Y86-64 ISA: Simplified version of x86-64

How are Instructions Encoded in Binary?

- Remember that in a stored program computer, instructions are stored in memory as bits (just like data)
- Each instruction is fetched (according to the address specified in the PC), decoded, and executed by the CPU
- The ISA defines the format of an instruction (syntax) and its meaning (semantics)
- Idea: encode the two major fields, opcode and operand, separately in bits.
 - The OPCODE field says what the instruction does (e.g. ADD)
 - The OPERAND field(s) say where to find inputs and outputs

Y86-64 Instructions

halt nop cmovXX rA, rB irmovq V, rB rmmovq rA, D(rB) mrmovq D(rB), rA OPq rA, rB jxx Dest call Dest ret pushq rA popq rA

Y86-64 Instructions



Y86-64 Instructions









• 27 Instructions, so need 5 bits for encoding the operand



- 27 Instructions, so need 5 bits for encoding the operand
- Or: group similar instructions, use one opcode for them, and then use one more bit to indicate specific instructions within a group.



- 27 Instructions, so need 5 bits for encoding the operand
- Or: group similar instructions, use one opcode for them, and then use one more bit to indicate specific instructions within a group.
- E.g., 12 categories, so 4 bits



- 27 Instructions, so need 5 bits for encoding the operand
- Or: group similar instructions, use one opcode for them, and then use one more bit to indicate specific instructions within a group.
- E.g., 12 categories, so 4 bits
- There are four instructions within the OPq category, so additional 2 bits. Similarly, 3 more bits for jXX and CmovXX, respectively.



- 27 Instructions, so need 5 bits for encoding the operand
- Or: group similar instructions, use one opcode for them, and then use one more bit to indicate specific instructions within a group.
- E.g., 12 categories, so 4 bits
- There are four instructions within the OPq category, so additional
 2 bits. Similarly, 3 more bits for jXX and CmovXX, respectively.
- Which one is better???



В

0

popq rA

 Design decision chosen by the textbook authors (don't have to be this way!)

6

5

7

8

9

- Use 4 bits to encode the instruction category
- Another 4 bits to encode the specific instructions within a category
- So 1 bytes for encoding operand
- Is this better than the alternative of using 5 bits without classifying instructions?
- Trade-offs.

3

4

2

Encoding Registers

Each register has 4-bit ID

- Same encoding as in x86-64
- Register ID 15 (0xF) indicates "no register"

%rax	0	%r8	8
%rcx	1	%r9	9
%rdx	2	%r10	A
% rbx	3	% r11	В
% rsp	4	%r12	С
% rbp	5	%r13	D
%rsi	6	%r14	Е
%rdi	7	No Register	F

Encoding Registers

Byte	0	1	2	3	4	5	6	7	8	9
halt	0 0									
nop	1 0									
cmovXX rA, rB	2 fr	rA rB								
irmovq V, rB	3 0	F rB								
rmmovq rA, D(rB)	4 0	rA rB								
mrmovq $D(rB)$, rA	5 0	rA rB								
OPq rA, rB	6 fr	rA rB								
jxx Dest	7 fr	1								
call Dest	8 0									
ret	9 0									
pushq rA	A 0	rA F]							
popq rA	в 0	rA F								

Instruction Example

Addition Instruction



- Add value in register rA to that in register rB
 - Store result in register rB
- Set condition codes based on result
- e.g., addq %rax, %rsi Encoding: 60 06
- Two-byte encoding
 - First indicates instruction type
 - · Second gives source and destination registers

Instruction Example



- Add value in register rA to that in register rB
 - Store result in register rB
- Set condition codes based on result
- e.g., addq %rax, %rsi Encoding: 60 06
- Two-byte encoding
 - First indicates instruction type
 - Second gives source and destination registers

Instruction Example



- Add value in register rA to that in register rB
 - Store result in register rB
- Set condition codes based on result
- e.g., addq %rax, %rsi Encoding: 60 06
- Two-byte encoding
 - First indicates instruction type
 - Second gives source and destination registers

Arithmetic and Logical Operations

Add

addq rA, rB 6 0 rA rB

Subtract (rA from rB)

subq rA, rB 6 1 rA rB

And

andq rA, rB 6 2 rA rB

Exclusive-Or

xorq rA, rB 6 3 rA rB

- Refer to generically as "OPq"
- Encodings differ only by "function code"
 - Low-order 4 bytes in first instruction
 word
- Set condition codes as side effect

Arithmetic and Logical Operations

Function Code



Subtract (rA from rB)

subq rA, rB 6 1 rA rB

And

andq rA, rB 6 2 rA rB

Exclusive-Or

xorq rA, rB 6 3 rA rB

- Refer to generically as "OPq"
- Encodings differ only by "function code"
 - Low-order 4 bytes in first instruction
 word
- Set condition codes as side effect

Arithmetic and Logical Operations



Subtract (rA from rB)

subq rA, rB 6 1 rA rB

And

andq rA, rB 6 2 rA rB

Exclusive-Or

xorq rA, rB 6 3 rA rB

- Refer to generically as "OPq"
- Encodings differ only by "function code"
 - Low-order 4 bytes in first instruction
 word
- Set condition codes as side effect

	Byte	0	1	2	3	4	5	6	7	8	9
	halt	0 0									
	nop	1 0									
	cmovXX rA, rB	2 fr	rA rB	3							
And and a state of the state of	irmovq V, rB	3 0	F rB	3							
Party of the second sec	rmmovq rA, D(rB)	4 0	rA rB	5							
and a second sec	mrmovq D (rB), rA	50	rA rB	5							
	OPq rA, rB	6 fr	rA rB	5							
	jxx Dest	7 fr									
	call Dest	8 0									
	ret	9 0									
	pushq rA	A 0	rA F								
	popq rA	в 0	rA F								

	Byte	0	1	2	3	4	5	6	7	8	9
	halt	0 0									
	nop	1 0									
	cmovXX rA, rB	2 fr	n rA rB								
No. and and and	irmovq V, rB	3 0	F rB		irn	novq	\$0xabo	cd, %	rdx		
Personal Streets	rmmovq rA, D(rB)	4 0	rA rB								
Contraction of the second	mrmovq D (rB), rA	50	rA rB								
	OPq rA, rB	6 fr	n rA rB								
	jxx Dest	7 f r	١								
	call Dest	8 0									
	ret	9 0									
	pushq rA	A 0	rA F								
	popq rA	вО	rA F]							

Byte	0	1	2	3	4	5	6	7	8	9
halt	0 0									
nop	1 0									
cmovXX rA, rB	2 fr	rA rE	3							
irmovq V, rB	30	F rE	3				V			
rmmovq rA, D(rB)	4 0	rA rE	3							
mrmovq D (rB), rA	50	rA rE	3							
OPq rA, rB	6 fr	n rA rE	3							
jxx Dest	7 fr	1								
call Dest	8 0									
ret	9 0									
pushq rA	A 0	rA F								
popq rA	в 0	rA F								



Byte	0	1	2	3	4	5	6	7	8	9
halt	0 0									
nop	1 0									
cmovXX rA, rB	2 fr	n rA rE	3							
irmovq V, rB	3 0	F rE	3				V			
rmmovq rA, D(rB)	4 0	rA rE	3				D			
mrmovq D (rB), rA	5 0	rA rE	3							
OPq rA, rB	6 fr	n rA rE	3							
jxx Dest	7 fr	1								
call Dest	8 0									
ret	9 0									
pushq rA	A 0	rA F								
popq rA	в 0	rA F								



Byte	0	1	2	3	4	5	6	7	8	9
halt	0 0									
nop	1 0									
cmovXX rA, rB	2 fr	rA rE	3							
irmovq V, rB	3 0	F rE	3				V			
rmmovq rA, D(rB)	4 0	rA rE	3				D			
mrmovq D (rB), rA	50	rA rE	3				D			
OPq rA, rB	6 fr	rA rE	3							
jxx Dest	7 fr	1								
call Dest	8 0									
ret	9 0									
pushq rA	A 0	rA F								
popq rA	в 0	rA F								



Move Instruction Examples

Y86-64

irmovq \$0xabcd, %rdx

Encoding: 30 82 cd ab 00 00 00 00 00 00

rrmovq %rsp, %rbx

Encoding: 20 43

mrmovq -12(%rbp),%rcx

Encoding: 50 15 f4 ff ff ff ff ff ff ff

rmmovq %rsi,0x41c(%rsp)

Encoding: 40 64 1c 04 00 00 00 00 00 00

Jump/Call Instructions

Byte	0	1	2	3	4	5	6	7	8	9
halt	0 0									
nop	1 0									
cmovXX rA, rB	2 fr	rA rB]							
irmovq V, rB	3 0	F rB					V			
rmmovq rA, D(rB)	4 0	rA rB					D			
mrmovq $D(rB)$, rA	5 0	rA rB					D			
OPq rA, rB	6 fr	rA rB]							
jxx Dest	7 fr									
call Dest	8 0									
ret	9 0									
pushq rA	A 0	rA F]							
popq rA	в 0	rA F]							

Jump/Call Instructions

Byte	0	1	2	3	4	5	6	7	8	9				
halt	0 0													
nop	1 0													
cmovXX rA, rB	2 fr	rA rB												
irmovq V, rB	3 0	F rB					V							
rmmovq rA, D(rB)	4 0	rA rB					D							
mrmovq $D\left(rB\right)$, rA	5 0	rA rB					D							
OPq rA, rB	6 fr	rA rB												
jxx Dest	7 fr		j	le .L	4									
call Dest	8 0													
ret	9 0													
pushq rA	A 0	rA F												
popq rA	в 0	rA F												
Byte	0	1	2	3	4	5	6	7	8	9				
-----------------------------------	------------	---------	---	---------------------------------------	-------	--------	--------	-------	-------	-------	----	--	--	--
halt	0 (Т	he as	semb	oly wo	ould a	assui	me a	start				
nop	1 (a	address of the program, and then calc										
cmovXX rA, rB	2 f	n rA rB		ne ad	aress	orea	acn Ir	istru	Ction	•				
irmovq V, rB	3 () F rB					V							
<pre>rmmovq rA, D(rB)</pre>	4 (rA rB					D							
mrmovq $D\left(rB\right)$, rA	5 (rA rB					D							
OPq rA, rB	6 f	n rA rB												
jxx Dest	7 f	n		jle .	L4									
call Dest	8 (
ret	9 (
pushq rA	A (rA F												
popq rA	в () rA F									21			

Byte	0	1	2	3	4	5	6	7	8	9	
halt	0 ()	1	The as	sem	bly w	ould	assu	me a	start	
nop	1 ()	a	addres	ien cal	calculates					
cmovXX rA, rB	2 f	<mark>n</mark> rA r	B	ne ad	dres	s of e	ach i	nstru	Ction		
irmovq V, rB	3 () F r	В				V]
rmmovq rA, D(rB)	4 (rA r	В				D]
mrmovq $D(rB)$, rA	5 (rA r	В				D]
OPq rA, rB	6 f i	<mark>n</mark> rA r	В								
jxx Dest	7 f	า		Dest (e	ssentiall	y the tar	get add	ress)			
call Dest	8 ()									
ret	9 ()									
pushq rA	A (rA :	F								
popq rA	в	rA	F								21

Byte	0	1	2	3	4	5	6	7	8	9				
halt	0 0)	Т	he as	sem	bly w	ould	assu	me a	start				
nop	1 ()	a	address of the program, and then calc										
cmovXX rA, rB	2 f	<mark>n</mark> rA rl	В	ne ad	aress	s ot e	acn I	nstru	CTION					
irmovq V, rB	3 () F r	B				V]			
<pre>rmmovq rA, D(rB)</pre>	4 0	rA rl	B				D]			
mrmovq $D(rB)$, rA	5 0	rA rl	B				D]			
OPq rA, rB	6 fi	<mark>n</mark> rA rl	В											
jxx Dest	7 f	า		Dest (es	ssentiall	y the tar	get add	ress)						
call Dest	8 ()		call	foo									
ret	9 ()												
pushq rA	A (rA I	<u>.</u>											
popq rA	вС	rA I	<u>?</u>								21			

Byte	0	1	2	3	4	5	6	7	8	9	
halt	0 0		Т	he as	seml	oly w	ould	assu	me a	start	
nop	1 C		a	ddres	en cal	culates					
cmovXX rA, rB	2 fr	n rA rE	3	ne ad	aress	s ot e	ach i	nstru	CTION		
irmovq V, rB	3 0	FrE	3				V				
<pre>rmmovq rA, D(rB)</pre>	4 C	rA rE	3				D				
mrmovq $D\left(rB\right)$, rA	5 C	rA rE	3				D				
OPq rA, rB	6 fr	n rA rE	3								
jxx Dest	7 fn Dest (essentially the target address)										
call Dest	8 0 Dest (essentially the start address of the callee)										
ret	9 C										
pushq rA	A C	rA F	1								
popq rA	вС	rA F	1								21

Jump Instructions

Jump Unconditionally

7 0 De	est									
Jump When Less or Equal										
7 1 De	est									
Jump When Less										
7 2 De	est									
Jump When Equal										
7 3 De	est									
Jump When Not Equal										
7 4 De	est									
Jump When Greater or Equal										
7 5 De	est									
eater										
7 6 De	est									
	7 0 De ss or Equal 7 1 De ss De yal De									

Subroutine Call and Return



- Push address of next instruction onto stack
- Start executing instructions at Dest
- Like x86-64



- Pop value from stack
- Use as address for next instruction
- Like x86-64

Byte	0	1	2	3	4	5	6	7	8	9		
jxx Dest	7 f r	า	Dest (essentially the target address)									
call Dest	8 C		Dest	(essentia	ally the s	start ado	dress of	the call	ee)		call foo	



• The instruction length limits how far you can jump/call functions. What if the jump target has a very long address that can't fit in 8 bytes?



- The instruction length limits how far you can jump/call functions. What if the jump target has a very long address that can't fit in 8 bytes?
- One alternative: use a super long instruction encoding format.
 - Simple to encode, but space inefficient (waste bits for jumps to short addr.)



- The instruction length limits how far you can jump/call functions. What if the jump target has a very long address that can't fit in 8 bytes?
- One alternative: use a super long instruction encoding format.
 - Simple to encode, but space inefficient (waste bits for jumps to short addr.)
- Another alternative: have to different encodings for jump/call, one with a short Dest field for short jumps and the other for long jumps.



- The instruction length limits how far you can jump/call functions. What if the jump target has a very long address that can't fit in 8 bytes?
- One alternative: use a super long instruction encoding format.
 - Simple to encode, but space inefficient (waste bits for jumps to short addr.)
- Another alternative: have to different encodings for jump/call, one with a short Dest field for short jumps and the other for long jumps.
- Or: encode the relative address, not the absolute address
 - E.g., encode (.L4 current address) in Dest



- The instruction length limits how far you can jump/call functions. What if the jump target has a very long address that can't fit in 8 bytes?
- One alternative: use a super long instruction encoding format.
 - Simple to encode, but space inefficient (waste bits for jumps to short addr.)
- Another alternative: have to different encodings for jump/call, one with a short Dest field for short jumps and the other for long jumps.
- Or: encode the relative address, not the absolute address
 - E.g., encode (.L4 current address) in Dest
- Better yet, combines the above two ideas: short relative jump and long relative jump. This is what x86 and many other ISAs do. Elegant design.



- The instruction length limits how far you can jump/call functions. What if the jump target has a very long address that can't fit in 8 bytes?
- One alternative: use a super long instruction encoding format.
 - Simple to encode, but space inefficient (waste bits for jumps to short addr.)
- Another alternative: have to different encodings for jump/call, one with a short Dest field for short jumps and the other for long jumps.
- Or: encode the relative address, not the absolute address
 - E.g., encode (.L4 current address) in Dest
- Better yet, combines the above two ideas: short relative jump and long relative jump. This is what x86 and many other ISAs do. Elegant design.
- What if you want to jump really far away from the current instruction?
 - Alternatives: indirect jump, use a combination of absolute + relative addresses ("Far jumps" in x86).

Miscellaneous Instructions



Don't do anything



- Stop executing instructions
- Usually can't be executed in the user mode, only by the OS
- Encoding ensures that program hitting memory initialized to zero will halt

How Does An Assemble Work?

- Translates assembly code to binary-encode
- Reads assembly program line by line, and translates according to the instruction format defined by an ISA

Add



- It sometimes needs to make two passes on the assembly program to resolve forward references
 - E.g., forward branch target address

Jump Unconditionally



• X86 (and Y86) is a variable length ISA (1 to 15 bytes), where different instructions have different lengths.

- X86 (and Y86) is a variable length ISA (1 to 15 bytes), where different instructions have different lengths.
- There are fixed length ISAs: all instructions have the same length

- X86 (and Y86) is a variable length ISA (1 to 15 bytes), where different instructions have different lengths.
- There are fixed length ISAs: all instructions have the same length
 - ARM's ISA for micro-controllers have a 4-bit ISA. Very Long Instruction Word (VLIW) ISAs have instructions that are hundreds of bytes long.

- X86 (and Y86) is a variable length ISA (1 to 15 bytes), where different instructions have different lengths.
- There are fixed length ISAs: all instructions have the same length
 - ARM's ISA for micro-controllers have a 4-bit ISA. Very Long Instruction Word (VLIW) ISAs have instructions that are hundreds of bytes long.
 - Or you can have a combination of both: e.g., 16-bit ISA with 32-bit extensions (e..g, ARM Thumb-extension).

- X86 (and Y86) is a variable length ISA (1 to 15 bytes), where different instructions have different lengths.
- There are fixed length ISAs: all instructions have the same length
 - ARM's ISA for micro-controllers have a 4-bit ISA. Very Long Instruction Word (VLIW) ISAs have instructions that are hundreds of bytes long.
 - Or you can have a combination of both: e.g., 16-bit ISA with 32-bit extensions (e..g, ARM Thumb-extension).
- Advantages of variable length ISAs

- X86 (and Y86) is a variable length ISA (1 to 15 bytes), where different instructions have different lengths.
- There are fixed length ISAs: all instructions have the same length
 - ARM's ISA for micro-controllers have a 4-bit ISA. Very Long Instruction Word (VLIW) ISAs have instructions that are hundreds of bytes long.
 - Or you can have a combination of both: e.g., 16-bit ISA with 32-bit extensions (e..g, ARM Thumb-extension).

Advantages of variable length ISAs

• More compact. Some instructions do not need that many bits. (Actually what's the optimal way of encoding instructions in a variable length ISA?)

- X86 (and Y86) is a variable length ISA (1 to 15 bytes), where different instructions have different lengths.
- There are fixed length ISAs: all instructions have the same length
 - ARM's ISA for micro-controllers have a 4-bit ISA. Very Long Instruction Word (VLIW) ISAs have instructions that are hundreds of bytes long.
 - Or you can have a combination of both: e.g., 16-bit ISA with 32-bit extensions (e..g, ARM Thumb-extension).

- More compact. Some instructions do not need that many bits. (Actually what's the optimal way of encoding instructions in a variable length ISA?)
- Can have arbitrary number of instructions: easy to add new inst.

- X86 (and Y86) is a variable length ISA (1 to 15 bytes), where different instructions have different lengths.
- There are fixed length ISAs: all instructions have the same length
 - ARM's ISA for micro-controllers have a 4-bit ISA. Very Long Instruction Word (VLIW) ISAs have instructions that are hundreds of bytes long.
 - Or you can have a combination of both: e.g., 16-bit ISA with 32-bit extensions (e..g, ARM Thumb-extension).

- More compact. Some instructions do not need that many bits. (Actually what's the optimal way of encoding instructions in a variable length ISA?)
- Can have arbitrary number of instructions: easy to add new inst.
- What is the down side?

- X86 (and Y86) is a variable length ISA (1 to 15 bytes), where different instructions have different lengths.
- There are fixed length ISAs: all instructions have the same length
 - ARM's ISA for micro-controllers have a 4-bit ISA. Very Long Instruction Word (VLIW) ISAs have instructions that are hundreds of bytes long.
 - Or you can have a combination of both: e.g., 16-bit ISA with 32-bit extensions (e..g, ARM Thumb-extension).

- More compact. Some instructions do not need that many bits. (Actually what's the optimal way of encoding instructions in a variable length ISA?)
- Can have arbitrary number of instructions: easy to add new inst.
- What is the down side?
 - Fetch and decode are harder to implement. More on this later.

- X86 (and Y86) is a variable length ISA (1 to 15 bytes), where different instructions have different lengths.
- There are fixed length ISAs: all instructions have the same length
 - ARM's ISA for micro-controllers have a 4-bit ISA. Very Long Instruction Word (VLIW) ISAs have instructions that are hundreds of bytes long.
 - Or you can have a combination of both: e.g., 16-bit ISA with 32-bit extensions (e..g, ARM Thumb-extension).

- More compact. Some instructions do not need that many bits. (Actually what's the optimal way of encoding instructions in a variable length ISA?)
- Can have arbitrary number of instructions: easy to add new inst.
- What is the down side?
 - Fetch and decode are harder to implement. More on this later.
- A good writeup showing some of the complexity involved: <u>http://www.c-jump.com/CIS77/CPU/x86/lecture.html</u>



Today: Circuits Basics

- Transistors
- Circuits for computations
- Circuits for storing data

Overview of Circuit-Level Design

- Fundamental Hardware Requirements
 - Communication: How to get values from one place to another. Mainly three electrical **wires**.
 - Computation: transistors. Combinational logic.
 - Storage: transistors. Sequential logic.
- Circuit design is often abstracted as logic design



Time

- Extract discrete values from continuous voltage signal
- Simplest version: 1-bit signal
 - Either high range (1) or low range (0)
 - With guard range between them
- Not strongly affected by noise or low quality circuit elements
 - Can make circuits simple, small, and fast

MOS = Metal Oxide Semiconductor

• two types: n-type and p-type

MOS = Metal Oxide Semiconductor

• two types: n-type and p-type

n-type (NMOS)



Terminal #2 must be connected to GND (0V).

MOS = Metal Oxide Semiconductor

• two types: n-type and p-type

n-type (NMOS)

 when Gate has <u>positive</u> voltage, short circuit between #1 and #2 (switch <u>closed</u>)



Terminal #2 must be connected to GND (0V).

MOS = Metal Oxide Semiconductor

• two types: n-type and p-type

n-type (NMOS)

- when Gate has <u>positive</u> voltage, short circuit between #1 and #2 (switch <u>closed</u>)
- when Gate has <u>zero</u> voltage, open circuit between #1 and #2 (switch <u>open</u>)

Gate

Gate = 1

Gate = 0

#1

#2

GND

#

#2

#'

#2

Terminal #2 must be connected to GND (0V).

p-type is complementary to n-type (PMOS)

- when Gate has <u>positive</u> voltage, open circuit between #1 and #2 (switch <u>open</u>)
- when Gate has <u>zero</u> voltage, short circuit between #1 and #2 (switch <u>closed</u>)



Terminal #1 must be connected to +1.2V

#
CMOS Circuit

- Complementary MOS
- Uses both n-type and p-type MOS transistors

















In	Out
0	1
1	0



NOR Gate (NOT + OR)







Α	В	С
0	0	1
0	1	0
1	0	0
1	1	0

Basic Logic Gates



NOT





NOR





AND



NAND